

# i.MX6 SMART DEVICE SYSTEM

MCIMX6Q-SDB, MCIMX6Q-SDP, MCIMX6DL-SDP

## Smart Device System Block Diagram

Table of Content


Page 1	TITLE PAGE
Page 2	CPU POWER
Page 3	CPU SIGNAL
Page 4	DDR3 MEMORY
Page 5	eMMC, SPI NOR FLASH
Page 6	SD CARD, SATA
Page 7	LVDS, HDMI
Page 8	CAMERA, EXP PORT
Page 9	EPDC EXP PORTS
Page 10	AUDIO
Page 11	USB
Page 12	INTERNET
Page 13	JTAG, DEBUG
Page 14	SENSORS
Page 15	AUX SDIO CONN, CAN
Page 16	mPCIE CONN
Page 17	GPS MODULE
Page 18	BATTERY CHARGER
Page 19	PF0100 PMIC
Page 20	BOOT SELECT
Page 21	AUX VOLT REG
Page 22	COMM CHANNEL STEERING
Page 23	BUILD OPTION TABLES
Page 24	PIN MUX TABLE
Page 25	TEMPORARY DEVIATIONS

### GENERAL DESIGN NOTES

- Unless Otherwise Specified:  
All resistors are in ohms, 5%, 1/16 Watt  
All capacitors are in uF, 20%, 50V  
All voltages are DC  
All polarized capacitors are Tantalum
- Critical components that require tolerances tighter than listed in Note 1 are labeled with required tolerance on schematic. Non-critical components may be filled with tighter tolerance parts for BOM consolidation purposes, but may be changed to meet the general tolerances of Note 1 if desired.
- Interrupted lines coded with the same letter or letter combinations are electrically connected.
- Device type number is for reference only. The number varies with the manufacturer.
- Special signal usage:  
\_B or 'n Denotes - Active-Low Signal  
~ or | Denotes - Vectored Signals
- Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.

### AC ADAPTER SPECIFICATIONS

DC Voltage Output: 5VDC  
Current Output: ~1A (depending on application)  
Polarity:   
Inner Diameter: 2.1mm  
Outer Diameter: 5.5mm



### Revision History

Rev. Code	Date	Description
X1	11/02/2011	Rev X1 Draft
A	12/15/2011	Release to Prototype Phase
A01	02/09/12	<ul style="list-style-type: none"> <li>Draft Rev B Reopen</li> <li>Changed Audio CODEC to WM8962 per Marketing Request.</li> <li>Removed two digital microphones. Changed mic to Wolfson WM2730 per Marketing.</li> <li>Connected PFC0100 PMIC to GDB_V3.</li> <li>Updated PFC0100 PMIC to include it from System power.</li> <li>Changed I2C Media quad to QM255 IC to correct I2C HWMI issue.</li> <li>Changed multiple pins on D9 level shifter.</li> <li>Changed multiple pins on D8 level shifter.</li> <li>Changed SW4 to 3.15V output. Moved audio 1.8V to GDB_V3.</li> <li>Changed camera 1.8V supply to USB2; other 1.8V loads moved to VDDM1.</li> <li>Added isolation PPT2 to Audio voltage supplies.</li> <li>Deleted USB_OTG_ID to pin R1M25. USB200 IC to pin R1M2 and USBM1_OC to pin R1M30 to match pinmux functionality.</li> <li>Added parallel termination to USB200 IC to correct differential clock traces.</li> <li>Added back generation DRV16 option for SATA connection.</li> <li>Moved D100_PWR_EN to M2555 to correct pull up voltage issue.</li> <li>Deleted auxiliary 3.15V voltage regulator.</li> <li>Designated external capacitors on processor core power rails as DNP. Validation proved unnecessary.</li> <li>Moved I2C1_GSM from GDB_V3. This pin must be unconnected for Ethernet 1588 (time stamp) functionality to work.</li> <li>Added shield ground pins to LVDS connectors.</li> <li>Changed external regulator to higher voltage ratings.</li> <li>Changed external regulator to supply 3.3V power to VDDM1.</li> <li>Changed PF0100 microprocessor program circuit to DNP.</li> <li>Added SV supply to LCD expansion headers.</li> <li>Connected HP0100 directly to Audio GND.</li> <li>Connected VDDM1 to ground to boot PMIC from program settings.</li> <li>Added isolation to prevent back powering board from USB when no battery present.</li> <li>Back annotated schematic to layout. PARTS may have changed from Rev A.</li> <li>Populated optional "PMIC" button circuit for use with Android.</li> <li>Removed write protect on NOR Flash.</li> <li>Removed R1111 circuit from external speaker.</li> <li>Added an additional 2 100uF capacitors to MDC18_V3 next to connector.</li> <li>Updated Power Rail, IOMUX, and Configuration Tables.</li> </ul>
B	02/17/12	Release to Production
B1	04/11/12	<ul style="list-style-type: none"> <li>Released Q12 message of schematic error.</li> <li>Cost trace to U12 pin 5 to prevent false USB plug in detects.</li> <li>Added schematic page to BOM applicable BOM Time that affect Rev B boards.</li> <li>Populating CAN components U17 and U18 per Marketing Request.</li> <li>Added resistor R21 across pads for CS1 to improve CAN clock stability.</li> <li>Pull up resistors R629 and R639 have been changed to DNP.</li> </ul>
B2	05/04/12	<ul style="list-style-type: none"> <li>Changed Marketing part number to MCIMX6Q-SDP</li> <li>Changed R7, R112 and R185 to DNP</li> <li>Changed C540 to "POPULATE"</li> </ul>
B3	05/25/12	<ul style="list-style-type: none"> <li>Changed DDR3 Memory to new 1.35V capable memory MT41K128M5J7.</li> <li>Changed C540 to 3.1 uF per Wolfson recommendation.</li> <li>Changed R183 and R189 to 2.7K pull ups to bring I2C rise time into specification.</li> </ul>
B4	07/18/12	<ul style="list-style-type: none"> <li>Removed buffers U500 and U520 from digital microphone data outputs. A note is added to show required board modification.</li> <li>The Battery Charge Done LED is disconnected and R522 is depopulated.</li> <li>New parts U21, U23 and U24 are added. Trace show required board modifications.</li> <li>Optional "PMIC" button circuit has been added to allow R1M209 are now DNP. A new Diode D611 has been added to allow R1M209 to sense a button press.</li> <li>R5221 button SW4 now connects to the PM200N pin of the PMIC.</li> <li>Added I2C pull down resistor R22 to SENSOR.</li> <li>SDIM Card Connector COM1 is now populated by default.</li> <li>Battery Connector Header COM1 is now populated by default.</li> <li>Changed resistors R174 and R176 and is depopulated by default.</li> <li>LVDS R102 will not be connected to I2D2 channel unless needed.</li> <li>Replaced digital microphones with Analog Devices ADMP421.</li> <li>Deleted USB_DMP_PWR_LED circuit. Configured GDB_V3 for WOOD_B output.</li> </ul>
B5	09/20/12	<ul style="list-style-type: none"> <li>Changed B5 to i.MX 6 D03.1 processor.</li> <li>Changed C8 and C612 to DNP.</li> <li>Populated C552 and C716 with 22uF capacitors.</li> </ul>
C	09/12/12	<ul style="list-style-type: none"> <li>All board wise changes made in Revision B4 are now formally made in the netlist and the layout files.</li> <li>C512 is changed to populated.</li> <li>Optional Start Up circuit has been modified.</li> <li>EMC Preparing Micro-Processor is removed.</li> <li>CX1 capacitor is changed to C504</li> <li>CX1 diode is changed to D4</li> <li>RX1 resistor changed to R316</li> <li>RX2 resistor changed to R319</li> <li>RX3 resistor changed to R315</li> <li>CX1 buffer changed to U507</li> <li>Add DNP input to U13 buffer for USB_OTG_PWR_EN.</li> <li>PA_ANA and VDD_PA signals now connected to ground.</li> <li>Added resistor options to R1K1M1 trace to SPD connector.</li> <li>Connected R1M1_D09 to SPD connector J508 to supply SDCE5 if needed.</li> <li>Optional L20 D9 is now depopulated.</li> <li>Added Connector J11 to support BT from SDIO Card through DNP resistors.</li> <li>Added GND control of Battery Charge Enable pins through DNP resistor.</li> <li>Changed C38 to 1 uF.</li> <li>Changed C31 to 47uF.</li> <li>Added C18 as second 22uF capacitor in parallel with C544.</li> <li>Changed C541, C562, C588 and C594 to 0.47uF.</li> <li>Added additional 47uF bulk capacitor C78 to 3.3V audio VDD supply.</li> <li>Added option to route HDMI DDC comma separate from I2C0 comma channel.</li> <li>CS97 populated to provide de-bounce to C887.</li> <li>Populated C58, C612. Populated C682, C716 closer to pins.</li> <li>Depopulated C39, C506, C507, C509, C510, C573 and C581.</li> <li>Added DNP R302 to provide alternate SV supply path to USB_R1_VBUS.</li> <li>Added DNP R532 to provide alternate path of SWC_V3 source (read to VDD200C).</li> <li>Added DNP L25 and L26 to provide alternate 2.8V supply path to camera module.</li> <li>Added test pads to LVDS clock data lanes to support testing with W11 24-bit panels.</li> <li>Changed capacitors C5 and C7 to Zero Ohm resistors R307 and R308 per PCIe Spec.</li> </ul>
C1	09/27/12	<ul style="list-style-type: none"> <li>Changed Ref Des R307 and R308 back to C5 and C7 to match layout netlist.</li> </ul>
C2	11/09/12	<ul style="list-style-type: none"> <li>Moved Ferrite Beads L10 and L17 to pads for L25 and L26.</li> <li>Camera Auxing Voltage supply moved to VDDM1.</li> <li>Added notes for 24MHz crystal and USB layout design.</li> <li>Changed R17, R21, R23, R27, R49, R85, R92, and R640 to 0-ohm resistors due to lead time availability issues.</li> </ul>
C3	02/20/13	<ul style="list-style-type: none"> <li>Changed B7500 Battery Holder to new manufacturer due to parts availability.</li> <li>Changed R17, R21, R23, R27, R49, R85, R92, and R640 to 0-ohm resistors due to parts availability.</li> <li>Changed D97 and R106 pull up resistors to 4.7 Ohm.</li> <li>Changed R19 pull up resistor to 10K Ohm.</li> </ul>



MCIMX6Q-SMART DEVICE PLATFORM

Rev 1.0


Source: SOURCE:SCM-7300-PDF-099-07302

Rev 1.0





Clock terminators: Place at end of route at each DDR pair



1 GByte  
DDR3

T-point routing  
Components allow pin to pin  
route length matching

**NOTE 1:**  
Using bit swapping for DATA bus to allow easy pcb routing.  
When using data bit swapping the low order bit of each byte must reside at bit 0 of the byte. The remaining 7 data bits can be swapped freely. This restriction is for write leveling calibration.  
Example D0 to D0 or D0 to D8, and D1-7 can be swapped.  
When swapping byte lanes on 16-bit memories, remember to move the DQm, DQsX, and DQsX\_B signals for that byte lane.


**freescale**

ICAP Classification: FCP FLUX PLUB: X  
Drawing Title: **MCIMX6Q-SMART DEVICE PLATFORM**  
Page Title: **DDR3 MEMORY**

Size C Document Number **DDR3 MEMORY** Rev C3  
Date: **Tuesday, February 19, 2013** Sheet 4 of 25




# SD CARD SOCKET



Layout:  
50ohm, SD signals(SD\_DATAx, SD\_CMD, SD\_CLK) length equal


# SATA CONNECTOR

NOTE:  
The new SATA specification retires the 3V3 pins as they were not being used by regular sized SATA devices. Pin 3 was repurposed to a device sleep functionality available in next generation SATA devices. Latest specification also recommends tying Pins 1 and 2 together, but leave floating.




Layout:  
1. 100ohm diff pairs, length equal  
2. Mount these capacitors very close to the connector J506.

# hard drive standoff




ICAP Classification:	FCP: _____ FUC: _____ PUBL: X
Drawing Title:	<b>MCIMX6Q-SMART DEVICE PLATFORM</b>
Page Title:	<b>SD CARD, SATA</b>
Size	Document Number
C	SOURCE: SCH-27392 PDF: SPF-27392
Date:	Tuesday, February 19, 2013
Sheet	6 of 25

# LVDS



## LVDS0

Place L515, L516, L517 and L518 CMCs close to J403 connector.




## LVDS1

Place L511, L512, L513 and L514 CMCs close to J402 connector.

Layout: LVDS 100 ohm differential pairs

# HDMI



Layout: HDMI 100 ohm differential pairs

### NOTE:

When using HDMI, I2C2 bus is limited to 100 kHz to read EDID values due to HDMI standards. I2C2 bus speed should be limited to 100 kHz whenever Hot Plug Detect is high.


### LVDS Connector notes:

Pin 1: This pin is the Display Enable pin. It is used to Enable/Disable the HannStar display.  
 Pin 5: This pin is the Display Brightness control. It provides a PWM signal to the display to increase/decrease display brightness depending on PWM duty cycle. This signal is shared by all displays, so all displays will change brightness together.

ICAP Classification: FCP: FUC: PUB: X  
 Drawing Title: MCIMX6Q-SMART DEVICE PLATFORM  
 Page Title: LVDS, HDMI  
 Size: C  
 Document Number: SOURCE: SCH-27392 PDF: SPF-27392  
 Date: Wednesday, February 20, 2013 Sheet 7 of 25


# CSI CMOS Sensor OV5642 5M Pixel

Place R180 close to connector J9 to in the event a reflected signal from camera needs to be suppressed.



Place R158 and R159 near U15. Acts as source termination.

# MIPI DISPLAY EXP PORT




Layout: 100 ohm differential pairs

MIPI Connector

NOTE:  
The Camera Analog Power supply has been moved to VGEN3. Freescale SW will program VGEN3 to operate at 2.8V. L25 and L26 are now populated and L10 and L17 are depopulated. See the Freescale HW User Guide for the Smart Device board for details (to be published 4Q12).

# MIPI CMOS Sensor OV5640 5M Pixel



Layout: 100 ohm differential pairs




ICAP Classification: FCP \_\_\_\_\_ FUC \_\_\_\_\_ PUL \_\_\_\_\_ X \_\_\_\_\_  
**MCIMX6Q-SMART DEVICE PLATFORM**  
**CAMERA, EXP PORT**

Size	Document Number	Rev
C	SOURCE: SCH-27392 PDF: SPF-27392	CS

Date: Tuesday, February 19, 2013 Sheet 8 of 25

# DISPO Expansion Connector

# For MX60 EPD



**freescale**



ICAP Classification: FCP FUC PUBL X

Drawing Title: **MCIMX6Q-SMART DEVICE PLATFORM**

Page Title: **EPDC EXP PORTS**

Size	Document Number	Rev
C	SOURCE: SCH-27392 PDF: SPF-27392	CS

Date: Tuesday, February 19, 2013 Sheet 9 of 25



NOTE:  
MECHPAD trace is for mechanical hold down tabs only.  
There is no shield ground on this plastic connector.



**freescale**


ICAP Classification: FCP: FUC: PUB: X

**MCIMX6Q-SMART DEVICE PLATFORM**

**AUDIO**

Source: SCH-27392 PDF:SPF-27392

Date: Tuesday, February 19, 2013 Sheet 10 of 25



NOTE:  
 Due to placement requirements on the SABRE SD board set, layout routing for the USB\_OTG\_DP and USB\_OTG\_DN traces are sub-optimal. It is recommended that customers consider using the USB layout on the Freescale i.MX6 SABRE AI board as a better example of proper USB trace routing.

Layout: 90ohm differential pairs

ESD Protection


NOTES:  
 1. R103 populated in A position to prevent USB\_5V path to battery charge ICs when no batteries are attached. To enable charging batteries from USB, move resistor from Position A to Position B.

TRUTH TABLE  
 OTG\_VBUS INPUT TO BATTERY CHARGERS

USB_OTG_PWR_EN	OTG_PWR_ON	OTG_PWR_ON_B	OTG_VBUS_CHGR
LOW	HIGH	LOW	POWERED
HIGH	LOW	HIGH	NOT POWERED

NOTE:  
 On all three pad resistor options, resistors are to be initially populated on pads 1 - 2 (Option A). Users may move resistors from their default locations as needed.

ICAP Classification: FCP: \_\_\_\_\_ FUC: \_\_\_\_\_ PUBL: X  
 Drawing Title: **MCIMX6Q-SMART DEVICE PLATFORM**  
 Page Title: **USB**  
 Size: \_\_\_\_\_ Document Number: SOURCE: SCH-27392 PDF: SPF-27392 Rev: CS  
 Date: Tuesday, February 19, 2013 Sheet 11 of 25



Layout: High speed data lines : 50 ohms  
Place R634 near the AR8031 PHY.

Layout: 100 ohm differential pairs

EMI Filter Reserved  
470pF are for LED

NOTE:  
Place R626 close to Ethernet PHY.


NOTE:  
R657 pull up required to support AR8031 open drain MDIO pin, when AR8031 is outputting data. Pull up not required on MDC since line is only driven by i.MX 6.

Place LED D11 near LED for pins 11 - 12 of RJ-45 connector. Orange LED indicates 1000 speed.

### Power-on Strapping Pins

#### MODE2[3:0]

- (Default assemble: 0000)
- 1100 BaseT, RMIH1;
- 1101 BaseT, RMIH2;
- 1110 100X, RGMII, 75OHMS;
- 1111 100X, TRANS, 75OHMS;
- 0000 BaseT, RGMII;
- 0001 BaseT, SGMII;
- 0010 1000X, RGMII, 50OHMS;
- 0011 1000X, RGMII, 75OHMS;
- 0100 1000X, TRANS, 50OHMS;
- 0101 1000X, TRANS, 75OHMS;
- 0110 100X, RGMII, 50OHMS;
- 0111 100X, TRANS, 50OHMS;
- Others Reserved



**freescale**

ICAP Classification: FCP: FUC: PUL: X

Document Number: **MCIMX6Q-SMART DEVICE PLATFORM**

Page Title: **ETHERNET**


Size	Document Number	Rev
C	SOURCE: SCH-27392 PDF: SPF-27392	CS

Date: Tuesday, February 19, 2013 Sheet 12 of 25






# AUX SDIO CARD SOCKET



Layout:  
50ohm, SD signals(SD\_DATAx, SD\_CMD, SD\_CLK) length equal

# BLUETOOTH CABLE CONNECTOR




**NOTE:**  
The AUX SDIO CARD SOCKET and the BLUETOOTH CABLE CONNECTOR have been designed and tested specifically for use with the WIFI/BT combo card SX-SDCAN-2830BT Developed and sold by Silex Technolgy. The developer may need to consult the datasheet of other WIFI solutions for compatibility with this card socket.

**NOTE:**  
Pin 1 of the cable connector on the Smart Device board is opposite Pin 20 of the WIFI/BT module. For the FFC to lie flat, the pin order number needs to be reversed on the schematics.

**NOTE:**  
J13 has been provided for testing the Bluetooth functionality of the SX-SDCAN-2830BT module. This part of the circuit has not yet been tested, which is why the initial boards are being shipped with isolation resistors R209 - R215 depopulated. Until fully tested, the developer assumes responsibility for enabling J13 for testing purposes. See the Freescale HW User Guide for the Smart Device board for details (to be published Q13).

# OPTIONAL CAN PINOUT




ICAP Classification:		FCP: _____	PUBLIC: X
<b>MCIMX6Q-SMART DEVICE PLATFORM</b>			
<b>AUX SDIO CONN, CAN</b>			
Size	Document Number	Rev	
C	SOURCE: SCH-27392 PDF: SPF-27392	CS	
Date:	Tuesday, February 19, 2013	Sheet	15 of 25

# Mini-PCIE





Layout: 85 Ohm differential pairs

- 3 PCIE\_WAKE\_B
- 3 CLK1\_N
- 3 CLK1\_P
- 3 PCIE\_RXM
- 3 PCIE\_RXP
- 3 PCIE\_TXM
- 3 PCIE\_TXP



Place parallel termination resistors R6 and R8 as close to the mPCIe connector J1 as possible.


NOTE:  
This design assumes a normal loading on the MPCIE\_3V3 rail of up to 1A. PF0100 SW2 can supply a maximum of 2A current. If more than 1A loading is desired, the designer must consider other load on the GEN\_3V3 rail and depopulate other loads to allow additional loading on the MPCIE\_3V3 rail. The MPCIE\_1V5 rail is allowed a maximum of 100 mA.



**freescale**

ICAP Classification: FCP: _____ FUC: _____ PUB: X	
Drawing Title: <b>MCIMX6Q-SMART DEVICE PLATFORM</b>	
Page Title: <b>mPCIe CONN</b>	
Size: C	Document Number: SOURCE: SCH-27392 PDF: SPF-27392
Date: Tuesday, February 19, 2013	Sheet: 16 of 25


# GPS Receiver




ICAP Classification:	FCP: _____	PUBL: X
Drawing Title:	<b>MCIMX6Q-SMART DEVICE PLATFORM</b>	
Page Title:	<b>GPS MODULE</b>	
Size	Document Number	Rev
C	SOURCE: SCH-27392 PDF: SPF-27392	CS
Date:	Tuesday, February 19, 2013	Sheet 17 of 25

# OVER VOLTAGE PROTECTION


External Power  
5 Vdc



## BATTERY 1 CHARGE CIRCUIT



## BATTERY 2 CHARGE CIRCUIT



### OPTION 2


NOTE:  
Battery posts are meant for two, single cell 3.7 Li-Ion batteries to be added in parallel.

Note: Populate either Option #1 for the Smart Device Board, or Option #2 for the Smart Device Platform

NOTE:  
R728 is provided for testing a means to suspend battery charging so that an accurate voltage reading can be taken during the battery charge cycle. It has not yet been tested. When populating R728, R134 should be depopulated. See the Freescale HW User Guide for the Smart Device board for details (to be published 4q12).



ICAP Classification:	FCP	FRUC	PUBL: X
Drawing Title:			
<b>MCIMX6Q-SMART DEVICE PLATFORM</b>			
Page Title:			
<b>BATTERY CHARGER</b>			
Size	Document Number	Rev	CS
C	SOURCE: SCH-27392 PDF: SPF-27392		
Date:	Tuesday, February 19, 2013	Sheet	18 of 25



Typical Power Requirements					
	Voltage	Power Up Sequence	Current Drawn (mA)	SYS 4V2 Current (mA)	NOTES
SW1A	1.375	1	2155	1001	
SW1B					
SW1C	1.375	2	1590	739	
SW2	3.3	5	653	728	
SW3A					
SW3B	1.5	3	1500	760	
SW4	3.15	6	200	213	
SWB5	5.0	13	300	507	
VGEN1	1.5	9	100	0	Supplied from SW4
VGEN2	1.5	10	250	0	Supplied from SW4
VGEN3	2.8	11	70	66	
VGEN4	1.8	12	310	189	
VGEN5	2.8	10	75	71	See Note on Page 20
VGEN6	3.3	8	160	178	
VSNVS	3.0	0	0.2	0	
VREFDDR	0.75	3	10	3	
Total System Current Requirements:			4454		

SYSTEM POWER RAILS									
Voltage	Rail Name	Block	Generated By	Current Capability (mA)	NOTES				
5.0	AUX_5V	USB	PF0100 SWBST	600					
		LVD51							
5.0	AUX_5V	HDMI	MAX8815	1000					
		SATA							
3.3	GEN_3V3	EMMC	PF0100 SW2	2000	NVCC_LCD NVCC_EIM0/1/2 NVCC_GPIO NVCC_SD2/3 NVCC_NANDF NAND_JTAG				
		SD3							
		NOR							
		SATA							
		HDMI							
		MIPI							
		mPCIe							
		SENSORS							
		VGEN6_3V3				ETH	PF0100 VGEN6	200	NVCC_ENET
		3.15				AUX_3V15	EXP HDR TOUCH GPS	PF0100 SW4	1000
2.8	VDDHIGH_IN	IMX6	PF0100 VGEN5	100					
	VGEN3_2V5	CAMERA	PF0100 VGEN3	100					
2.5	GEN_2V5	SATA	IMX6 VDDHIGH_CAP	TBD	NVCC_MIPI				
		HDMI							
		MIPI							
		mPCIe							
1.8	GEN_1V8	AUDIO	PF0100 VGEN4	350	NVCC_SD1 NVCC_CSI				
		CAMERA							
		ACC							
1.5	VGEN2_1V5	CAMERA	PF0100VGEN2	250					
	VGEN1_1V5	GPS mPCIe	PF0100 VGEN1	100					
	DDR_1V5	DDR	PF0100 SW3A/B	2500					
1.375	VDDCORE	ARMCORE	PF0100 SW1A/B	2500					
	VDDSOC	VDDSOC	PF0100 SW1C	1750					
0.75	VREFDDR	DDR	PF0100 VREFDDR	10					

**Note:**  
To turn off board "AUTO ON" feature, depopulate R30 and R31, and populate U509. This feature has not yet been tested. See the Freescale HW User Guide for the Smart Device board for details (to be published 2Q13).

**freescle**

ICAP Classification: FCP: \_\_\_\_\_ FMC: \_\_\_\_\_ PUB: X

**MCIMX6Q-SMART DEVICE PLATFORM**


Page Title: **PF0100 PMIC**

Size C	Document Number	Source: SCH-27392 PDF: SPF-27392	Rev CS
--------	-----------------	----------------------------------	--------

Date: Tuesday, February 19, 2013 Sheet 19 of 25

**Note:**  
MPPF0100 Pass1.0 through Pass1.2 are subject to boot issues if power is removed from the board and reapplied within ~ 2 minutes. MPPF0100 Pass2.0 will correct this issue. For more details, see the MPPF0100 ERRATA, Issue #ER19

## Optional LDO




**3.0V@ 300mA max**


U9 is no longer required for PF0100 VSNVS issue, but may be desired for NVCC\_PLL\_VOUT. It is being left in a depopulated condition. If the LDO is needed, R34 and R35 should be populated as follows:  
 For VSNVS (3.0V): R34 = 47K, R35 = 309K  
 For NVCC\_PLL\_OUT (1.1V): R34 = 47K, R35 = 82.5K

**NOTE FOR VDDHIGH\_IN LOADING ON VGEN5:**  
 VDDHIGH was placed on VGEN5 early in the design as a compromise solution for a board designed primarily for software development. Validation of the i.MX6 processor has shown that operations at elevated temperatures may cause VDDHIGH\_IN to require much more current than VGEN5 can supply. It is recommended for robust designs potentially operating at more extreme temperatures for VDDHIGH to be supplied from a power rail that can supply 250 mA or more. This allows for datasheet maximum of 125 mA for internal VDDHIGH\_IN loads plus 125 mA for external PHY IO loads.

The optional LDO U9 shown on this page could be reconfigured to supply both VDDHIGH\_IN and VDD\_SNV5\_IN loads to meet the additional current requirements




## 5.0V@1A DC2DC





NOTE:  
On Rev B4 and later designs, the RESET button is connected directly to the PWRON input of the PMIC. This will cause a complete board reset (Processor & PMIC) when the RESET button is pressed.


## U/I KEY



NOTE:  
Place series resistors so as to minimize EIM portion of trace length. Two layout possibilities include:  
1) As close to processor as possible.  
2) Close to other components using EIM signals.

Boot Select Table

8	7	6	5	4	3	2	1
BT_CFG1_7	BT_CFG1_6	BT_CFG1_5	BT_CFG1_4	BT_CFG2_6	BT_CFG2_5	BT_CFG2_4	BT_CFG2_3
011X = MMC/eMMC Boot				X0 = 1-bit X1 = 4-bit 10 = 8-bit	01 = SD2 Boot 10 = SD3 Boot 11 = SD4 Boot		
010X = SD/eSD Boot				X0 = 1-bit X1 = 4-bit	01 = SD2 Boot 10 = SD3 Boot 11 = SD4 Boot		
0010 = SATA Boot				X	X	X	0





BOOT MODES:  
00 Boot from fuses  
01 Serial downloader  
10 Boot from board settings  
11 Reserved





ICAP Classification:		FCP	FUC	PUB: X
Drawing Title: <b>MCIMX6Q-SMART DEVICE PLATFORM</b>				
Page Title: <b>BOOT SELECT</b>				
Size	Document Number			Rev
C	SOURCE: SCH-27392 PDF: SPF-27392			CS
Date:	Tuesday, February 19, 2013	Sheet	21	of 25

# I2C1





NOTE:  
 R183 and R189 were changed to bring I2C rise time from LOW >> HIGH within electric specification. If using a CODEC other than the one used in this design, it may be possible to switch pull up resistors back to 4.7K.


# I2C2



# I2C3



# CSPI1



NOTE:  
 On all three pad resistor options, resistors are to be initially populated on pads 1 - 2 (Option A). Users may move resistors from their default locations as needed.

# Build Option: MCIMX6Q-SDB

1.	CAN Output not populated: J10
2.	Battery Charging circuit not populated: C507, C508, C510, C511, C512, C513, C514, C515, C517, C518, C520, C521, C526, C527, C528, C529, CON2, CON3, L502, L503, R512, R513, R514, R515, R516, R518, R519, R527, R528, R530, R531, R532, R533, R534, R535, R536, R537, R538, R539, R542, R565, R577, R729, RT500, RT501, U502, U503
3.	SPI NOR Flash not populated: C83, R149, R643, R646, U14
4.	MIPI Display/Camera Expansion Ports not populated: C28, C29, C30, C50, C116, C117, C123, C124, C585, C587, C588, C602, J11, J5, L25, R26, R165, R173, R175, R726, U10
5.	Audio Block Components not populated: C1, C128, C558, R569, R573, U501, U510, U521
6.	EPDC Port Connector not populated: J508
7.	Ambient Light Sensor not populated: C108, R184, R185, R188, R190, R191, U17
8.	GPS Module not populated: C115, C118, C764, C765, J12, L22, L23, Q516, Q517, Q518, Q519, R186, R192, R194, R664, R668, R669, R671, R672, R673, U19
9.	Extra Bulk Capacitors not populated: C39, C54, C68, C606, C607, C608, C609, C610, C611, C612, C673, C681
10.	BlueTooth Connector Isolation Resistors: R209, R210, R211, R212, R213, R214, R215

# Build Option: MCIMX6Q-SDP MCIMX6DL-SDP

1.	CAN Output not populated: J10
2.	OverVoltage Protection circuit not populated: (OverVoltage Protection provided by battery charge ICs) D5, D500, D501, D502, D503, J501, Q1, Q6, Q503, R1, R2, R3, R303, R500, R505, R520, R524, SW3
3.	Extra Bulk Capacitors not populated: C39, C54, C68, C606, C607, C608, C609, C610, C611, C612, C673, C681
4.	BlueTooth Connector Isolation Resistors: R209, R210, R211, R212, R213, R214, R215

# PIN MUX TABLES

Ball Name	Ball Number	IO MUX	Use
CSIO_DAT10	M1	ALT3	UART1_TXD_MUX
CSIO_DAT11	M3	ALT3	UART1_RXD_MUX
CSIO_DAT12	M2	ALTO	CSIO_D[12]
CSIO_DAT13	L1	ALTO	CSIO_D[13]
CSIO_DAT14	M4	ALTO	CSIO_D[14]
CSIO_DAT15	M5	ALTO	CSIO_D[15]
CSIO_DAT16	L4	ALTO	CSIO_D[16]
CSIO_DAT17	L3	ALTO	CSIO_D[17]
CSIO_DAT18	M6	ALTO	CSIO_D[18]
CSIO_DAT19	L6	ALTO	CSIO_D[19]
CSIO_DATA	N1	ALT4	AUD3_TXC
CSIO_DAT5	P2	ALT4	AUD3_TXD
CSIO_DAT6	N4	ALT4	AUD3_TXFS
CSIO_DAT7	N3	ALT4	AUD3_RXD
CSIO_DAT8	N6	ALT4	I2C1_SDA
CSIO_DAT9	N5	ALT4	I2C2_SCL
CSIO_MCLK	P4	ALTO	CSIO_HSYNC
CSIO_PIXCLK	P1	ALTO	CSIO_PIXCLK
CSIO_VSYNC	N2	ALTO	CSIO_VSYNC
DIO_DISP_CLK	N19	ALT1	DIO_DISP_CLK
DIO_PIN15	N21	ALT1	DISPO_DRDT
DIO_PIN2	N25	ALT1	DISPO_HSYNCH
DIO_PIN3	N20	ALT1	DISPO_VSYNCH
DIO_PIN4	P23	ALT1	DISPO_CONTRST
DISPO_DAT0	P24	ALT1	DISPO_DAT[0]
DISPO_DAT1	P22	ALT1	DISPO_DAT[1]
DISPO_DAT10	R21	ALT1	DISPO_DAT[10]
DISPO_DAT11	T23	ALT1	DISPO_DAT[11]
DISPO_DAT12	T24	ALT1	DISPO_DAT[12]
DISPO_DAT13	R20	ALT1	DISPO_DAT[13]
DISPO_DAT14	U25	ALT1	DISPO_DAT[14]
DISPO_DAT15	T22	ALT1	DISPO_DAT[15]
DISPO_DAT16	T21	ALT1	DISPO_DAT[16]
DISPO_DAT17	U24	ALT1	DISPO_DAT[17]
DISPO_DAT18	V25	ALT1	DISPO_DAT[18]
DISPO_DAT19	U23	ALT1	DISPO_DAT[19]
DISPO_DAT2	P23	ALT1	DISPO_DAT[2]
DISPO_DAT20	U22	ALT1	DISPO_DAT[20]
DISPO_DAT21	T20	ALT1	DISPO_DAT[21]
DISPO_DAT22	V24	ALT1	DISPO_DAT[22]
DISPO_DAT23	W24	ALT1	DISPO_DAT[23]
DISPO_DAT3	P21	ALT1	DISPO_DAT[3]
DISPO_DAT4	P20	ALT1	DISPO_DAT[4]
DISPO_DAT5	R25	ALT1	DISPO_DAT[5]
DISPO_DAT6	R23	ALT1	DISPO_DAT[6]
DISPO_DAT7	R24	ALT1	DISPO_DAT[7]
DISPO_DAT8	R22	ALT1	DISPO_DAT[8]
DISPO_DAT9	T25	ALT1	DISPO_DAT[9]
EIM_D21	H20	ALT4	USB_OTG_OC
EIM_D22	E23	ALT4	USB_OTG_PWR_EN
EIM_D24	F22	ALT2	UART3_TXD_MUX
EIM_D25	G22	ALT2	UART3_RXD_MUX
EIM_D30	J20	ALT6	USB_H1_OC
ENET_MDC	V20	ALT1	MDC
ENET_MDIO	V23	ALT1	MDIO
ENET_REF_CLK	V22	ALT1	ENET_TX_CLK
ENET_RX_ER	W23	ALTO	USB_OTG_ID
GPIO_0	T5	ALTO	CLKO
GPIO_1	T4	ALT1	WDIOG_B
GPIO_3	R7	ALT2	I2C3_SCL
GPIO_6	T3	ALT3	I2C3_SDA
GPIO_7	R3	ALT3	TXCAN
GPIO_8	R3	ALT3	RXCAN
GPIO_16	R2	ALT1	No-Connect
KEY_COL0	W5	ALTO	SCLK
KEY_COL1	U7	ALTO	MISO
KEY_COL3	U5	ALT4	I2C2_SCL
KEY_ROW0	V6	ALTO	CSPI1_MOSI
KEY_ROW1	U6	ALTO	CSPI1_SSO
KEY_ROW3	T7	ALT4	I2C2_SDA
KEY_ROW2	W4	ALT6	HDMI_CEC_IN

Ball Name	Ball Number	IO MUX	Use
NANDF_D4	A19	ALT1	SD2_DAT4
NANDF_D5	B18	ALT1	SD2_DAT5
NANDF_D6	E17	ALT1	SD2_DAT6
NANDF_D7	C18	ALT1	SD2_DAT7
RGMII_R00	C24	ALT1	RGMII_R00
RGMII_RD1	B23	ALT1	RGMII_RD1
RGMII_RD2	B24	ALT1	RGMII_RD2
RGMII_RD3	D23	ALT1	RGMII_RD3
RGMII_RX_CTL	D22	ALT1	RGMII_RX_CTL
RGMII_RXC	B23	ALT1	RGMII_RXC
RGMII_TD0	C22	ALT1	RGMII_TD0
RGMII_TD1	F20	ALT1	RGMII_TD1
RGMII_TD2	E21	ALT1	RGMII_TD2
RGMII_TD3	A24	ALT1	RGMII_TD3
RGMII_TX_CTL	C23	ALT1	RGMII_TX_CTL
RGMII_TXC	D21	ALT1	RGMII_TXC
SD1_DAT3	F18	ALT3	PWMO
SD2_CLK	C21	ALTO	SD2_CLK
SD2_CMD	F19	ALTO	SD2_CMD
SD2_DAT0	A22	ALTO	SD2_DAT0
SD2_DAT1	E20	ALTO	SD2_DAT1
SD2_DAT2	A23	ALTO	SD2_DAT2
SD2_DAT3	B22	ALTO	SD2_DAT3
SD3_CLK	D14	ALTO	SD3_CLK
SD3_CMD	B13	ALTO	SD3_CMD
SD3_DAT0	E14	ALTO	SD3_DAT0
SD3_DAT1	F14	ALTO	SD3_DAT1
SD3_DAT2	A13	ALTO	SD3_DAT2
SD3_DAT3	B15	ALTO	SD3_DAT3
SD3_DAT4	D13	ALTO	SD3_DAT4
SD3_DAT5	C13	ALTO	SD3_DAT5
SD3_DAT6	E13	ALTO	SD3_DAT6
SD3_DAT7	F13	ALTO	SD3_DAT7
SD4_CLK	E16	ALTO	SD4_CLK
SD4_CMD	B17	ALTO	SD4_CMD
SD4_DAT0	D18	ALT1	SD4_DAT0
SD4_DAT1	B19	ALT1	SD4_DAT1
SD4_DAT2	F17	ALT1	SD4_DAT2
SD4_DAT3	A20	ALT1	SD4_DAT3
SD4_DAT4	E18	ALT1	SD4_DAT4
SD4_DAT5	C19	ALT1	SD4_DAT5
SD4_DAT6	B20	ALT1	SD4_DAT6
SD4_DAT7	D19	ALT1	SD4_DAT7

Reserved For i.MX6DLS			
NANDF_WP_B	E15	ALT3	DISPO_WR
EIM_RW	K20	ALT8	EPDC_SDDO7
EIM_LBA	K22	ALT8	EPDC_SDDO4
EIM_C80	H24	ALT8	EPDC_SDDO6
EIM_EB1	K23	ALT8	EPDC_SDSHR
EIM_EB2	E22	ALT8	EPDC_SDDO5
EIM_A16	H25	ALT8	EPDC_SDDO0
EIM_A18	J22	ALT8	EPDC_PWRCTRL0
EIM_A21	H23	ALT8	EPDC_GDCLK
EIM_A22	F24	ALT8	EPDC_GDSF
EIM_A23	J21	ALT8	EPDC_GDOE
EIM_A24	F25	ALT8	EPDC_GDRL
EIM_D17	F21	ALT8	EPDC_VCOM0
EIM_D27	E25	ALT8	EPDC_SDOE
EIM_D31	H21	ALT8	EPDC_SOCLK
EIM_DA1	J25	ALT8	EPDC_SOLE
EIM_DA2	L21	ALT8	EPDC_BDR0
EIM_DA3	K24	ALT8	EPDC_BDR1
EIM_DA4	L22	ALT8	EPDC_SDCED
EIM_DA5	L23	ALT8	EPDC_SDCEL
EIM_DA6	K25	ALT9	EPDC_SDCED2
EIM_DA10	M22	ALT8	EPDC_SDDO1
EIM_DA11	M20	ALT8	EPDC_SDDO3
EIM_DA12	M24	ALT8	EPDC_SDDO2

Ball Name	Ball Number	IO MUX	Use	GPIO Function	Direction	Active
SD1_CMD	B21	ALT3	GPIO4[18]	ACCL_INT_IN	Input	High
EIM_DAB	M21	ALT3	GPIO3[9]	ALS_INT	Input	High
NANDF_WP_B	E15	ALT3	GPIO6[9]	DISPO_WR	Output	High
NANDF_RB0	B16	ALT3	GPIO6[10]	AUX_3V_EN	Output	High
EIM_DA15	N24	ALT3	GPIO3[15]	BARO_INT	Input	High
NANDF_CS2	A17	ALT3	GPIO6[15]	CABC_EN0	Output	High
NANDF_CS3	D16	ALT3	GPIO6[16]	CABC_EN1	Output	High
GPIO_19	P5	ALT3	GPIO4[5]	CAN1_STBY	Output	High
NANDF_ALE	A16	ALT3	GPIO6[8]	CAP_TCH_INT0	Input	High
NANDF_CLE	C15	ALT3	GPIO6[7]	CAP_TCH_INT1	Input	High
EIM_A25	H19	ALT3	GPIO5[2]	CHG_FLT1_B	Input	Low
EIM_DA14	N23	ALT3	GPIO3[14]	CHG_FLT2_B	Input	Low
EIM_D23	D25	ALT3	GPIO3[23]	CHG_STATUS1_B	Input	Low
EIM_DA13	M23	ALT3	GPIO3[13]	CHG_STATUS2_B	Input	Low
KEY_COL2	W6	ALT3	GPIO4[10]	CODEC_PWR_EN	Output	High
EIM_D16	C25	ALT3	GPIO3[16]	COMP_INT	Input	High
SD1_DAT2	E19	ALT3	GPIO1[19]	CSI_PWIN	Output	High
SD1_CLK	D20	ALT3	GPIO1[20]	CSI_RST_B	Output	High
SD1_DAT0	A21	ALT3	GPIO1[16]	CSIO_PWIN	Output	High
SD1_DAT1	C20	ALT3	GPIO1[17]	CSIO_RST_B	Output	High
EIM_WAIT	M25	ALT3	GPIO5[0]	DIO_D0_CS	Output	High
EIM_BCLK	N22	ALT3	GPIO6[31]	DIO_D1_CS	Output	High
NANDF_CS1	C16	ALT3	GPIO6[14]	DISPO_PWR_EN	Output	High
EIM_D28	G23	ALT3	GPIO3[28]	DISPO_RD	Output	High
EIM_DAB	L24	ALT3	GPIO3[8]	DISPO_RST_B	Output	Low
NANDF_CS0	F15	ALT3	GPIO6[11]	DISPO_RST_B	Output	Low
EIM_CS1	J23	ALT3	GPIO2[24]	DOK_B	Input	Low
EIM_A17	G24	ALT3	GPIO3[21]	E_PMIC_GOOD_B	Input	Low
EIM_D20	G20	ALT3	GPIO3[20]	EPDC_PMIC_WAKEUP	Output	High
EIM_A19	G25	ALT3	GPIO2[19]	EPDC_PWRCTRL1	Output	High
EIM_A20	H22	ALT3	GPIO2[18]	EPDC_PWRCTRL2	Output	High
EIM_QE	J24	ALT3	GPIO2[25]	EPDC_PWRIRQ	Input	High
ENET_TX_EN	V21	ALT3	GPIO1[28]	ETH_WOL_INT	Input	High
EIM_D18	D24	ALT3	GPIO3[18]	GPS_PPS	Input	High
EIM_DAO	L20	ALT3	GPIO3[0]	GPS_PWREN	Output	High
EIM_EB0	K21	ALT3	GPIO2[28]	GPS_RESET_B	Output	Low
SD3_RST	D15	ALT3	GPIO7[8]	HEADPHONE_DET	Input	Low
GPIO_5	R4	ALT3	GPIO1[5]	KEY_VOL_ON	Input	Low
GPIO_4	R6	ALT3	GPIO1[4]	KEY_VOL_UP	Input	Low
KEY_COL4	T6	ALT3	GPIO4[14]	PCI_E_DIS_B	Output	Low
GPIO_17	R1	ALT3	GPIO7[12]	PCI_E_RST_B	Output	Low
EIM_D19	G21	ALT3	GPIO3[19]	PCI_E_PWR_EN	Output	High
GPIO_18	P6	ALT3	GPIO7[13]	PMIC_INT_B	Input	Low
EIM_D29	J19	ALT3	GPIO3[29]	PWR_BTN_SNS	Input	High
ENET_CR5_DV	U21	ALT3	GPIO1[25]	RGMII_NRSST	Output	High
NANDF_D2	F16	ALT3	GPIO2[2]	SD2_CD_B	Input	Low
NANDF_D3	D17	ALT3	GPIO2[3]	SD2_WF	Input	High
NANDF_D0	A18	ALT3	GPIO2[0]	SD3_CD_B	Input	Low
NANDF_DL	C17	ALT3	GPIO2[1]	SD3_WF	Input	High
EIM_EB3	F23	ALT3	GPIO2[31]	SENSOR_PWR_EN	Output	High
EIM_DA7	L25	ALT3	GPIO3[7]	KP_LOCK	Input	High
EIM_D26	E24	ALT3	GPIO3[26]	TS_INT	Input	High
ENET_RXD0	W21	ALT3	GPIO1[27]	UOK_B	Input	Low
ENET_RXD1	W22	ALT3	GPIO1[26]	UOK_INT	Input	High
ENET_TXD0	U20	ALT3	GPIO1[30]	DISPO_WR	Output	High
ENET_TXD1	W20	ALT3	GPIO1[29]	USB_H1_PWR_EN	Output	High
GPIO_2	T1	ALT3	GPIO1[2]	USR_DEF_RED_LED	Output	High
GPIO_9	T2	ALT6	GPIO1[9]	MICROPHONE_DET	Input	Low
KEY_ROW4	V5	ALT3	GPIO4[15]	SATA_DEVSLP	Output	High
CSIO_DATA_EN	P3	ALT3	GPIO5[20]	PCI_E_WAKE_B	Input	Low

I2C1 Bus (1.8V)				
Peripheral	Bus Activity Level	Speed (kbps)	Addresses (hex)	Default Address (hex)
CSI Bus Camera	Low	400	Write: 0x78	Write: 0x78
Auido CODEC	Low	400	0x34, 0x36	0x34
MMA 8451Q Accelerometer	Low	400	0x3A, 0x39	0x39
I2C1_SDA = CSIO_DAT8 I2C1_SCL = CSIO_DAT9				

I2C2 Bus (3.3V)				
Peripheral	Bus Activity Level	Speed (kbps)	Addresses (hex)	Default Address (hex)
PF0100 PMIC	Low	400	0x08 - 0x0F	0x08
MIPI Bus Camera	Low	400	0x3C	0x3C
MIPI Bus Display	TBD	TBD	TBD	TBD
HDMI EDID	Low	100	0x50	0x50
LVDS0 EDID	Low	100	0x50	0x50
LVDS0 TOUCH SCREEN	High	400	0x82	0x82
RGB TFT LCD DISPLAY	TBD	TBD	TBD	TBD
LCD TOUCH SCREEN	Low	400	0x68, 0x69, 0x6A, 0x6B	0x68
I2C2_SDA = KEY_ROW3 I2C2_SCL = KEY_COL3				

I2C3 Bus (3.3V)				
Peripheral	Bus Activity Level	Speed (kbps)	Addresses (hex)	Default Address (hex)
LVDS1 EDID	Low	100	0x50	0x50
LVDS1 TOUCH SCREEN	High	400	0x82	0x82
PCIe EXP PORT	TBD	TBD	TBD	TBD
EPDC DISPLAY CARD	Low	400	0x68, 0x69, 0x6A, 0x6B	0x68
AMBIENT LIGHT SENSOR	Low	400	0x44	0x44
DIGITAL eCOMPASS	Micro	400	0x0E	0x0E
BAROMETER	Low	400	0x60	0x60
I2C3_SDA = GPIO_16 I2C3_SCL = GPIO_3				



# HISTORY OF TEMPORARY DEVIATIONS

**TDA 4100**  
 1. Digital microphone ANALOG DEVICES ADMP421 was used in place of WOLFSON WM7230 due to supply shortage. Affects U500 and U520.

**TDA 4112**  
 Replaced TDA 4100  
 1. Digital microphone ANALOG DEVICES ADMP421 was used in place of WOLFSON WM7230 due to supply shortage. Affects U500 and U520.  
 2. Q512 was depopulated due to schematic mistake. Removes battery charge from USB option.  
 3. Depopulate R30 on MCIMX6DL-SD boards only.  
 i.MX6DL Processor configured for Smart PMIC mode. Not compatible with board design. Removes SW ability to shutdown the board.

**TDA 4136**  
 1. Solder a 0402 2.2M Ohm resistor across pins of C55. Some i.MX6Q Processors require this resistor to stabilize the 24MHz crystal circuit, in order to start up within the required time interval.

**TDA 4221 (6DL) / TDA 4222 (6Q)**  
 1. Schematic revision B3 changed DDR3 memory to MT41K128M16JT-125:K. Due to unavailability of new part, this TDA authorizes the continued use of MT41J128M16HA-15.  
 2. Change C540 to 1.0uF capacitor.  
 3. Change resistors R183 and R189 to 2.37K Ohm resistors.

**TDA 4275**  
 1. Remove buffers U500 and U520 from digital Microphone data signal. Replace with hand wire mod.  
 2. Add WDOG\_B reset capability (UX1, RX2, CX1).  
 3. Add diode DX1 to EIM\_D19 to allow GPIO sense of power button press.  
 4. Change RESET button press to connect to PMIC PWRON pin. RESET press now causes global reset.  
 5. Add 10K pull down resistor RX3 to SDCKE0 pin.  
 6. Depopulate Resistors R174 and R176 to disconnect LVDS0 EDID from I2C2 communications channel.  
 7. Populate Battery Connector Header CON3.  
 8. Populate SIM Card Connector CON1.  
 9. Remove U1 from BOM (in preparation for next revision MX 6 silicon).  
 10. On MCIMX6DL-SDP boards, populate resistor R30 with 1K Ohm resistor.

**TDA 4425**  
 1. Depopulate ferrite beads L10 and L17.  
 2. Populate ferrite beads L25 and L26 (with Murata BLM18PG121SH1).

**TDA 4502**  
 1. Change R17, R21, R25, R27, R68, R85, R582, and R660 to 0.5% resistors due to parts availability.

# CHANGE REVISION DEFECT TRACKING

REV:	Change:	Reference Defect Number:
B4	Removed buffers U500 and U520 from digital microphone data outputs.	ENGR00181056 ENGR00211969
B4	The Battery Charge Done LED is disconnected and R522 is depopulated. New parts RX2, CX1 and UX1 are added. Traces show required hand modifications.	ENGR00211943
B4	Optional Power On Circuit has been disabled and U511 and R578 are now DNP. A new Diode DX1 has been added to allow EIM_D29 to sense a button	ENGR00181039 ENGR00211948
B4	RESET button SW2 now connects to The PWRON pin of The PMIC.	ENGR00211979
B4	Added 10K pull down resistor RX3 to SDCKE0 trace.	ENGR00211962
B4	SIM Card Connector CON1 is now populated by default.	ENGR00224087
B4	Battery Connector Header CON3 is now populated by default.	ENGR00224089
B4	Changed resistors R174 and R176 and to depopulated by default. LVDS0 EDID will not be connected to I2C2 channel unless needed.	ENGR00211965
B4	Replaced digital microphones with Analog Devices ADMP421.	ENGR00211964
B4	Disabled USR_DEF_GRN_LED circuit. Configured GPIO_1 for WDOG_B output.	ENGR00211973
C	Q512 is Changed to populated.	ENGR00211943
C	Optional Start Up Circuit has been modified.	ENGR00181039
C	PMIC Programming Micro-Processor is removed.	ENGR00224090
C	Add DNP Input to U13 buffer for USB_OTG_PWR_EN. Buffer now powered from GEN_3V3.	ENGR00319341
C	FA_ANA and VDD_FA signals now connected to ground.	ENGR00213511
C	Added resistor options to EIM_DA7 trace to EPD connector.	ENGR00181054 ENGR00211953
C	Connected EIM_DA9 to EPDC Connector J508 to supply SDCE5 if needed.	ENGR00213510
C	Optional LDO U9 is now depopulated.	ENGR00224091
C	Added Connector J13 to support BT from SDIO Card. Connector is isolated by DNP resistors on Rev C boards.	ENGR00181035 ENGR00211946
C	Added GPIO control of Battery Charge Enable pins.	ENGR00217643
C	Changed C594 to 0.22uF, changed C31 to 47uF, added C555 as second 22uF capacitor in parallel with C546, changed C561, C562, C586 and C596 to 0.47uF. Changes made per recommendation of MMPF0100NPEP team.	ENGR00224093
C	Added additional 47uF bulk capacitor C769 to SD2 socket VDD supply.	ENGR00224094
C	Added option to route HDMI DDC comms separate from I2C2 comms channel.	ENGR00215026
C	C597 populated to provide de-bounce to RESET circuit.	ENGR00224095
C	Depopulated C68, C612. Populated C682, C716 closer to pins.	ENGR00224096
C	Depopulated C39, C606, C607, C608, C609, C610, C673 and C681.	ENGR00224097
C	Added DNP R302 to provide alternate 5V supply path to USB_H1_VBUS.	ENGR00224098
C	Added DNP R632 to provide alternate gating of PMIC_5V source (tied to VDDSOC).	ENGR00224098
C	Added DNP L25 and L26 to provide alternate 2.8V supply path to camera modules.	ENGR00224099
C	Added TP31, TP32, TP509, and TP510 to bring out third data lane for both LVDS0 and LVDS1.	ENGR00214325 ENGR00214502
C	Change blocking capacitors C6 and C7 to Zero Ohm resistors R307 and R308. PCIe specification requires blocking capacitors to be on transmit side of	ENGR00226040
C2	Depopulate L10 and L17. Move Ferrite beads to L25 and L26	ENGR00231769
C3	Changed R97 and R106 pull up resistors to 4.7K to reduce current on VSNVS	ENGR00237171
C3	Changed R19 to 10K pull up resistor to prevent WDOG reset during POR.	ENGR00234394
C3	Added note to BlueTooth connector that RXD and TXD traces are crossed.	ENGR00239363



ICAP Classification: FCP: \_\_\_\_\_ FUC: \_\_\_\_\_ PUB: X  
 Drawing Title: **MCIMX6Q-SMART DEVICE PLATFORM**  
 Page Title: **TEMPORARY DEVIATIONS**

Size	Document Number	Rev
C	SOURCE: SCH-27392 PDF: SPF-27392	CS

Date: Tuesday, February 19, 2013 | Sheet 25 of 25