

1 Overview

This document contains important information about the package contents, supported features, known issues and limitations in this release.

This release is a consolidated release for v5.15.5. Kernel upgrade and supports SoC in the i.MX 6, i.MX 7, and i.MX 8 series boards that have been released before, and they have been full tested and the production quality is General Availability (GA). They have been through automated testing to verify patches that were added after last GA release.

This document includes information for all previously released active i.MX SoCs and this can be used as context only for understanding this release. A future consolidated GA release will test and support all previously released GA i.MX SoCs listed below.

For information on changes in this release, see the manifest Readme at [index: imx-manifest.git](https://github.com/nxp-imx/imx-manifest) and the Change Logs at [index: imx-manifest-ChangeLog.git](https://github.com/nxp-imx/imx-manifest-ChangeLog).

i.MX reference boards

- i.MX 8 Series
 - i.MX 8ULP EVK Board
 - i.MX 8M Plus EVK Board
 - i.MX 8DXL EVK Board (Proto 1B: board revision Rev. B3, A1: silicon revision.)
 - i.MX 8QuadXPlus MEK Board (C0 silicon revision)
 - i.MX 8QuadMax MEK Board
 - i.MX 8M Quad EVK Board
 - i.MX 8M Mini EVK Board
 - i.MX 8M Nano EVK Board
- i.MX 7 Series
 - i.MX 7Dual SABRE-SD Board
 - i.MX 7ULP EVKB Board
- i.MX 6 Series
 - i.MX 6QuadPlus SABRE-SD Boards
 - i.MX 6Quad SABRE-SD Boards
 - i.MX 6DualLite SDP SABRE-SD Boards
 - i.MX 6SoloX SABRE-SD Boards
 - i.MX 6UltraLite EVK Board

Contents

1	Overview.....	1
1.1	References.....	3
1.2	Release contents.....	4
1.3	License.....	8
1.4	Limited access proprietary packages.....	8
2	What's New?.....	9
2.1	New features.....	9
3	SoC Feature Summary.....	10
4	BSP Supported Features.....	11
5	U-Boot and Device Trees.....	27
5.1	U-Boot configurations.....	27
5.2	Kernel device trees.....	29
5.3	Kernel boot parameters.....	37
6	Known Issues/Limitations.....	42
7	Multimedia.....	43
7.1	i.MX GStreamer plugins.....	44
7.2	i.MX playback example.....	47
7.3	i.MX recording engine API....	47
7.4	Multimedia feature matrix.....	48
7.4.1	Parser/Demuxer specifications.....	48
7.4.2	Video codec specifications....	49
7.4.3	Audio codec specification.....	52
7.4.4	Speech codec specification..	54
7.4.5	Streaming protocol specification.....	55
7.4.6	RTSP streaming server specification.....	55
7.4.7	Subtitle specification.....	55
7.4.8	Sound Open Firmware.....	55
7.5	Known issues and limitations for multimedia.....	55
8	Revision History.....	56
	Legal information.....	58



- i.MX 6ULL EVK Board
- i.MX 6ULZ EVK Board
- i.MX 6SLL EVK Board

NOTE

In this document, the following notation is used:

- 6SABRE-SD stands for the i.MX 6Quad, i.MX 6QuadPlus, i.MX 6DualLite, and i.MX 6DualPlus SABRE-SD Platforms.
- 6SoloLite stands for the i.MX 6SoloLite EVK
- 6SoloX-SD stands for the i.MX 6SoloX SABRE-SD Platform.
- 7D-SABRE-SD stands for the i.MX 7Dual SABRE-SD Platform.
- 6UltraLite stands for the i.MX 6UltraLite EVK Platform.
- 6ULL stands for the i.MX 6ULL EVK Platform.
- 6ULZ stands for the i.MX 6ULZ EVK Platform.
- 7ULP stands for the i.MX 7 Ultra Low Power Platform.
- 8QuadMax stands for the i.MX 8QuadMax MEK Platform.
- 8QuadXPlus stands for the i.MX 8QuadXPlus MEK Platform.
- 8M Quad stands for the i.MX 8M Quad EVK Platform.
- 8M Mini stands for the i.MX 8M Mini EVK Platform.
- 8M Nano stands for the i.MX 8M Nano EVK Platform.
- 8MP stands for the i.MX 8M Plus EVK Platform.
- 8DXL stands for the i.MX 8DualXLite EVK Platform.
- 8ULP stands for the i.MX 8ULP EVK Platform.

The following table lists the testing that was done for each SoC.

Table 1. Board validation and support scope

SoC	Test validation and support scope
8ULP	Beta quality.
8M Plus	GA quality.
8DXL	GA quality.
8M Quad	GA quality.
8M Nano	GA quality.
8M Mini	GA quality.
8QuadMax	GA quality.
8QuadXPlus (C0 silicon)	GA quality.
7Dual/Solo	GA quality.
7ULP	GA quality.
6QuadPlus	GA quality.

Table continues on the next page...

Table 1. Board validation and support scope (continued)

SoC	Test validation and support scope
6Quad	GA quality.
6DualLite	GA quality.
6SoloX	GA quality.
6UltraLite	GA quality.
6ULL	GA quality.
6SLL	GA quality.
6ULZ	GA quality.

1.1 References

i.MX has multiple families supported in software. The following are the listed families and SoCs per family. The i.MX Linux[®] Release Notes describes which SoC is supported in the current release. Some previously released SoCs might be buildable in the current release but not validated if they are at the previous validated level.

- i.MX 6 Family: 6QuadPlus, 6Quad, 6DualLite, 6SoloX, 6SLL, 6UltraLite, 6ULL, 6ULZ
- i.MX 7 Family: 7Dual, 7ULP
- i.MX 8 Family: 8QuadMax, 8ULP
- i.MX 8M Family: 8M Plus, 8M Quad, 8M Mini, 8M Nano
- i.MX 8X Family: 8QuadXPlus, 8DXL, 8DualX

This release includes the following references and additional information.

- *i.MX Linux[®] Release Notes* (IMXLXRN) - Provides the release information.
- *i.MX Linux[®] User's Guide* (IMXLUG) - Provides the information on installing U-Boot and Linux OS and using i.MX-specific features.
- *i.MX Yocto Project User's Guide* (IMXLXOCTOUG) - Describes the board support package for NXP development systems using Yocto Project to set up host, install tool chain, and build source code to create images.
- *i.MX Machine Learning User's Guide* (IMXMLUG) - Provides the machine learning information.
- *i.MX Linux Reference Manual* (IMXLXRM) - Provides the information on Linux drivers for i.MX.
- *i.MX Graphics User's Guide* (IMXGRAPHICUG) - Describes the graphics features.
- *i.MX Porting Guide* (IMXXBSPPG) - Provides the instructions on porting the BSP to a new board.
- *i.MX VPU Application Programming Interface Linux[®] Reference Manual* (IMXVPUAPI) - Provides the reference information on the VPU API on i.MX 6 VPU.
- *Harpoon User's Guide* (IMXHPUG) - Presents the Harpoon release for i.MX 8M device family.
- *i.MX Digital Cockpit Hardware Partitioning Enablement for i.MX 8QuadMax* (IMXDCHPE) - Provides the i.MX Digital Cockpit hardware solution for i.MX 8QuadMax.
- *i.MX DSP User's Guide* (IMXDSPUG) - Provides the information on the DSP for i.MX 8.
- *i.MX 8M Plus Camera and Display Guide* (IMX8MPCDUG) - Provides the information on the ISP Independent Sensor Interface API for the i.MX 8M Plus.

The quick start guides contain basic information on the board and setting it up. They are on the NXP website.

- [SABRE Platform Quick Start Guide \(IMX6QSDPQSG\)](#)

- [SABRE Board Quick Start Guide \(IMX6QSDBQSG\)](#)
- [i.MX 6UltraLite EVK Quick Start Guide \(IMX6ULTRALITEQSG\)](#)
- [i.MX 6ULL EVK Quick Start Guide \(IMX6ULLQSG\)](#)
- [SABRE Automotive Infotainment Quick Start Guide \(IMX6SABREINFOQSG\)](#)
- [i.MX 7Dual SABRE-SD Quick Start Guide \(SABRESDBIMX7DUALQSG\)](#)
- [i.MX 8M Quad Evaluation Kit Quick Start Guide \(IMX8MQUADEVKQSG\)](#)
- [i.MX 8M Mini Evaluation Kit Quick Start Guide \(8MMINIEVKQSG\)](#)
- [i.MX 8M Nano Evaluation Kit Quick Start Guide \(8MNANOEVKQSG\)](#)
- [i.MX 8QuadXPlus Multisensory Enablement Kit Quick Start Guide \(IMX8QUADXPLUSQSG\)](#)
- [i.MX 8QuadMax Multisensory Enablement Kit Quick Start Guide \(IMX8QUADMAXQSG\)](#)
- [i.MX 8M Plus Evaluation Kit Quick Start Guide \(IMX8MPLUSQSG\)](#)

Documentation is available online at nxp.com.

- i.MX 6 information is at nxp.com/imx6series
- i.MX SABRE information is at nxp.com/imxSABRE
- i.MX 6UltraLite information is at nxp.com/imx6UL
- i.MX 6ULL information is at nxp.com/imx6ULL
- i.MX 7Dual information is at nxp.com/imx7D
- i.MX 7ULP information is at nxp.com/imx7ulp
- i.MX 8 information is at nxp.com/imx8
- i.MX 6ULZ information is at nxp.com/imx6ulz

1.2 Release contents

This release consists of the following:

- Pre-built images
- Manufacturing tools (UUU)
- Documentation
- Git repo open source distributions on the Code Aurora i.MX Project and GitHub
- Proprietary distributions on Yocto Project i.MX external mirror
- Limited access third-party distributions

The GA releases are named `L<Kernel_version>_<x.y.z>`.

`<Kernel_version>`: BSP Kernel version (For example, `L5.15.5` indicates that this BSP release is based on the kernel version 5.15.5).

`<x.y.z>`: Semantic versioning specification, where X is the major version, Y is the minor version, and Z is the patch version.

The following tables list the contents included in each package.

Table 2. Release contents

Component	Description
Linux OS Kernel and Device Trees	5.15.5

Table continues on the next page...

Table 2. Release contents (continued)

Component	Description
U-Boot	v2021.04
SD Card images	Prebuilt images used for testing to use on target i.MX reference boards
Manufacturing Tools (UUU)	Version: 1.4.193 Used to burn a production image into the board
i.MX Open Source repos	i.MX open source modifications or NXP original open source
NXP Component downloads	System Controller Porting kit and AACPlus Decoder downloadable on nxp.com
i.MX Proprietary on Yocto Project mirror	i.MX proprietary components for download Yocto Project mirror on nxp.com
i.MX Limited Access	i.MX 3rd-party packages requiring NXP marketing assistance

The release packages contain the following.

- Documentation.
- Prebuilt binaries:
 - SD Card prebuilt image for the release target SoC.
 - Kernel and Device trees
 - Boot Images
 - Applicable Arm Cortex-M4 Demos if applicable to target SoC
- UUU default scripts that burn into eMMC. UUU example scripts are used as reference.

See the *i.MX Linux User's Guide* (IMXLUG) for information on how to use these release contents.

The following packages are available on the NXP Yocto Project mirror. Each package is pulled into builds directly when doing a Yocto Project build but can also be retrieved using the following command on the Linux OS.

```
wget https://www.nxp.com/lgfiles/NMG/MAD/YOCTO/<package file name>
```

Table 3. BSP and multimedia standard packages

File name	Description
imx-codec-4.6.4.bin	i.MX optimized Audio and Video core codec libraries
imx-parser-4.6.4.bin	i.MX optimized core parser
imx-vpu-5.4.39.3.bin	i.MX VPU library for i.MX 6 with VPU
imx-vpu-hantro-1.25.0.bin	i.MX VPU Hantro libraries for i.MX 8M Quad, 8M Mini, and 8M Plus
imx-vpu-hantro-vc-1.7.0.bin	i.MX VPU Hantro vc8000e Encoder libraries for i.MX 8M Plus
firmware-imx-8.15.bin	i.MX Firmware including firmware for VPU, DDR, EPDC, HDMI, DP (Display Port), and SDMA
imx-seco-3.8.4.bin	i.MX SECO firmware for i.MX 8QuadMax, 8QuadXPlus, 8DX, and 8DXL reference boards
imx-gpu-viv6.4.3.p4.0-aarch32.bin	i.MX Graphics libraries for i.MX 6 and 7 SoC with GPU
imx-gpu-viv-6.4.3.p4.0-aarch64.bin	i.MX Graphics libraries for i.MX 8

Table continues on the next page...

Table 3. BSP and multimedia standard packages (continued)

File name	Description
imx-gpu-g2d-6.4.3.p4.0-arm.bin	i.MX Graphics G2D libraries for i.MX 6 and 7 with GPU
imx-gpu-g2d-6.4.3.p4.0-aarch64.bin	i.MX Graphics G2D libraries for i.MX 8
imx-sc-firmware-1.12.1.bin	i.MX System Controller Firmware for i.MX 8QuadMax, 8QuadXPlus, 8DX and 8DXL reference boards
ml-security-1.0.6.bin	Machine Learning Security
isp-imx-4.2.2.17.0.bin	i.MX 8M Plus ISP SDK
imx7d-sabresd-m4-freertos-1.0.bin	i.MX 7D Cortex-M4 Demo
imx7ulp-m4-demo-2.11.0.bin	i.MX 7ULP Cortex-M4 Demo
imx8qm-m4-demo-2.9.0.bin	i.MX 8QuadMax Cortex-M4 Demo
imx8qx-m4-demo-2.9.01.bin	i.MX 8QuadXPlus Cortex-M4 Demo
imx8mq-m4-demo-2.11.0.bin	i.MX 8M Quad Cortex-M4 Demo
imx8mm-m4-demo-2.11.0.bin	i.MX 8M Mini Cortex-M4 Demo
imx8mn-m7-demo-2.11.0.bin	i.MX 8M Nano Cortex-M7 Demo
imx8dxl-m4-demos-2.9.0.bin	i.MX 8DXL Cortex-M4 Demo
imx8mp-m7-demo-2.11.0.bin	i.MX 8M Plus Cortex-M7 Demo
imx8ulp-m33-demo-2.11.0.bin	i.MX 8ULP Cortex-M33 Demo

NOTE

The Cortex-M MCUXpresso SDK is distributed by the MCUXpresso Web Builder tool. To obtain the MCUXpresso SDK for the Cortex-M core of your i.MX SoC, visit <http://mcuxpresso.nxp.com>.

The following packages are available for download on nxp.com.

Table 4. NXP.com packages

File name	Description
imx-aacpcodec-4.6.4.bin	Coding Technologies AACplus decoder
imx-scfw-porting-kit-1.12.1.tar.gz	System Controller Firmware porting kit

i.MX BSP also releases open source through repos on the Code Aurora Forum (CAF) [i.MX CAF Project and GitHub](#). The following table lists all the repos on CAF and GitHub.

Table 5. i.MX Code Aurora Forum and GitHub Distributed Repos

Repo	Description
imx-manifest	i.MX Yocto Project Linux BSP Manifest
linux-imx	i.MX Linux Kernel
uboot-imx	i.MX U-Boot
imx-atf	i.MX Arm Trusted Firmware for i.MX 8

Table continues on the next page...

Table 5. i.MX Code Aurora Forum and GitHub Distributed Repos (continued)

Repo	Description
imx-mkimage	i.MX Mkimage boot image tool
imx-lib	i.MX Libraries
imx-test	i.MX Driver unit test applications
imx-optee-os	i.MX OP-TEE OS
imx-optee-test	i.MX OP-TEE Test
imx-optee-client	i.MX OP-TEE Client
imx-xen	i.MX Xen hypervisor
imx-gst1.0-plugin	i.MX Multimedia GStreamer Plugins
gst-plugins-base	i.MX Multimedia GStreamer Base
gst-plugins-bad	i.MX Multimedia GStreamer Bad
gst-plugins-good	i.MX Multimedia GStreamer Good
gstreamer	i.MX Multimedia GStreamer Core
imx-alsa-plugins	i.MX ALSA Plugins
libdrm-imx	i.MX Graphics DRM
opencv-imx	i.MX Graphics OpenCV
weston-imx	i.MX Graphics Weston
wayland-protocols-imx	i.MX Graphics Wayland Protocols
xf86-video-imx-vivante	i.MX Graphics X.org Vivante Driver
meta-imx	i.MX Yocto Project Release Layer
armnn-imx	i.MX ArmNN Fork
onnxruntime-imx	i.MX Onnxruntime Fork
nn-imx	i.MX NN Fork
mwifiex	NXP Wi-Fi kernel driver
gtec-demo-framework	i.MX Graphics Demo Framework on NXPMicro GitHub
imx-firmware	i.MX Firmware for Cypress and NXP Wi-Fi and Bluetooth
imx-seco-libs	i.MX SECO libraries
imx-vpuwrap	i.MX VPU Wrapper
arm-computelibrary-imx	Arm compute library
pyarmnn-release	PyArmNN
tensorflow-imx	TensorFlow
v2xseshm	V2XSE SHM library
vtest	V2X test application

Table continues on the next page...

Table 5. i.MX Code Aurora Forum and GitHub Distributed Repos (continued)

Repo	Description
sof	Sound Open Firmware

An additional part of the release are Yocto Project demos that show additional use cases on different i.MX hardware. These demos are layers that work on top of a public BSP release. These are listed below and are updated within a month of each consolidated GA release. These demos are not fully tested but show how to integrate different stacks of software to use with i.MX reference boards and our BSP release.

- `meta-edgescale`: EdgeScale demos for i.MX and QorIQ.
- `meta-imx-iotedge`: Azure IoT Edge demo.
- `meta-imx-edgescale`: EdgeScale demos for i.MX 8 M Quad.
- `meta-imx-gpu-sdk`: Additional graphics demos for i.MX 8.
- `meta-imx-iot-gateway`: AWS and IOT Gateway demos for i.MX 6UL/6ULL.
- `meta-nxp-agl`: Automotive Grade Linux for i.MX 6 and i.MX 8 Auto boards. Note that AGL is not supported on hardknott.
- `meta-nxp-genivi`: GENIVI demo for i.MX 6 and i.MX 8 auto boards.
- `OTA`: Note no extra layer. Contact Mender to integrate the 3rd-party Mender OTA solution.

1.3 License

The Board Support Package (BSP) is composed of a set of packages and metadata (for Yocto Project Recipes) and each one has its own licensing. Verify the license of the target package before developing. The license can be found at the top of a recipe or a source file (such as `*.c` or `*.h`). For details, contact your NXP representative.

During the Yocto Project setup, to set up an i.MX build, accept the NXP license. This acceptance is recorded in the build configuration files so that the following proprietary binaries can be extracted during the build process. The NXP proprietary packages contain a Software Content Register (SCR) file that lists information about the package: `imx-gpu-viv`, `imx-codec`, and `imx-parser`.

1.4 Limited access proprietary packages

Limited access packages listed in the following table are provided on [nxp.com](#) with controlled access because they require additional licensing by a 3rd party. Contact your sales representative for access. Each package has its own Readme file with instructions on how to build, install, and run.

Table 6. Limited access packages for Yocto project releases

Package	Description
<code>imx-mscodec-4.6.4.bin</code>	i.MX optimized Microsoft codec
<code>imx-msparser-4.6.4.bin</code>	i.MX optimized Microsoft ASF parser
<code>imx-real-4.6.4.bin</code>	i.MX Real Networks RMVB Decoders and Parsers
<code>imx-dsp-1.2.1.bin</code>	DSP firmware
<code>imx-dsp-codec-1.2.1.bin</code>	DSP decoders (MP2, MP3, BSAC, DRM, DABPlus, SBC)
<code>imx-dsp-codec-ext-1.2.1.bin</code>	DSP extra codecs
<code>imx-dsp-codec-aacp-1.2.1.bin</code>	DSP AACPlus decoder

2 What's New?

This section describes the changes in this release, including new features and defect fixes.

2.1 New features

A summary of the main new features is as follows.

New features added for all supported boards:

- Upgraded the kernel to 5.15.5 with consolidated Linux Factory Kernel.
- Upgraded the U-Boot to v2021.04 with consolidated Linux Factory U-Boot.
- Updated EULA to v34 January 2022.
- Upgraded the Yocto Project to version 3.4 Honister with new meta-cockpit layer.
- Supports the GCC 11.2 toolchain.
- Cortex-M33 update for 8ULP, Cortex-M7 updates for i.MX 8M Nano, i.MX 8M Plus, and Cortex-M4 update for i.MX 8M Mini.
- Security
 - OpenSSL updated to 3.0.1
 - OP-TEE upgraded to 3.15.0.
 - Arm Trusted Firmware updated with consolidated Linux Factory release.
 - Fixed Potential Vulnerability Discovered in Arm Trusted Firmware (domain ID is not bounded in the `imx_gpc_pm_domain_enable` function).
- Multimedia updates:
 - Supports Hantro VPU V4L2 codec interfaces, used in Gstreamer by default.
 - Upgraded Sound Open Firmware to v2.0.
 - Audio Front-End Software `nxp-afe` introduced.
- Graphics updates:
 - GPU driver upgraded to 6.4.3.p4.4 with vulkan enablement, bug fixes, and performance optimizations.
 - GPU SDK upgraded to 5.8.1.
 - Chromium upgraded to 91.0.4472.114.
- Machine Learning updates:
 - OpenCV upgraded to 4.5.4.
 - Tensorflow-lite upgraded to 2.6.0 with GPU acceleration.
 - Arm NN upgraded to 21.08 with GPU acceleration with a fork on CAF.
 - Onnxruntime upgrade to 1.10.0.
 - `nn-imx`, which was upgraded to 1.3.0, is separated from graphics distribution and released on CAF (version 1.1.7).
- i.MX 8ULP
 - Introduction for 8ULP as Beta quality.
- i.MX 8M Plus
 - Updates for ISP 4.2.2.17.
- i.MX 8DXL
 - Updates for V2X library and V2X test application.

- NXP Wi-Fi driver enhancement
 - SD9098 chipset support with SDIO host interface.
- Arm SystemReady-IR (SR-IR) certification
 - i.MX 8M Mini EVK board has passed the Arm SR-IR certification.
 - i.MX 8M Plus EVK board has passed the Arm SR-IR certification.
 - i.MX 8M Quad EVK board has passed the Arm SR-IR certification.
 - i.MX 8M Nano EVK board has passed the Arm SR-IR certification.
- Userspace Ethernet DPDK Driver
 - Supported on i.MX 8M Mini
 - DPDK L2FWD and L3FWD applications supported
- The following boards are not supported in this release:
 - i.MX 8QuadXPlus B0 MEK
 - i.MX 8DualX MEK
 - i.MX 6QuadPlus SABRE-AI
 - i.MX 6Quad SABRE-AI
 - i.MX 6Dual SABRE-AI

3 SoC Feature Summary

The following table describes the SoC features summarized into groups.

Table 7. SoC hardware acceleration features

Feature	SoC
2D Graphics with GPU	i.MX 6 Family: 6Quad, 6DualLite, 6Solo, 6SoloX i.MX 7 Family: 7ULP i.MX 8M Family: 8M Mini, 8M Plus
3D GPU	i.MX 6 Family: 6Quad, 6DualLite, 6Solo, 6SoloX i.MX 7 Family: 7ULP i.MX 8 Family: 8QuadMax, 8ULP i.MX 8X Family: 8QuadXPlus i.MX 8M Family: 8M Quad, 8M Mini, 8M Nano, 8M Plus
2D Graphics with DPU	i.MX 8 Family: 8QuadMax i.MX 8X Family: 8QuadXPlus
Vulkan GPU	i.MX 8 Family: 8QuadMax, 8ULP i.MX 8X Family: 8QuadXPlus i.MX 8M Family: 8M Plus
OpenVX	i.MX 8 Family: 8QuadMax

Table continues on the next page...

Table 7. SoC hardware acceleration features (continued)

Feature	SoC
VPU	i.MX 6 Family: 6Quad, 6DualLite, 6QuadPlus i.MX 8 Family: 8QuadMax i.MX 8X Family: 8QuadXPlus i.MX 8M Family: 8M Quad, 8M Mini, 8M Plus
EPDC	i.MX 6 Family: 6DualLite, 6SLL, 6ULL, 6ULZ i.MX 7 Family: 7Dual i.MX 8 Family: 8ULP
PXP	i.MX 6 Family: 6DualLite, 6SLL, 6UL, 6ULL, 6ULZ i.MX 7 Family: 7Dual i.MX 8 Family: 8ULP
Frame Buffer Display	i.MX 6 Family: 6Quad, 6DualLite, 6Solo, 6SoloX, 6SLL, 6UL, 6ULL, 6ULZ i.MX 7 Family: 7Dual, 7ULP
DRM Display	i.MX 8 Family: 8QuadMax, 8ULP i.MX 8X Family: 8QuadXPlus, 8DualX i.MX 8M Family: 8M Quad, 8M Mini, 8M Nano, 8M Plus, 8ULP
M Core Boot	i.MX 6 Family: 6SoloX i.MX 7 Family: 7Dual, 7ULP i.MX 8 Family: 8QuadMax i.MX 8X Family: 8QuadXPlus, 8DX, 8DXL i.MX 8M Family: 8M Quad, 8M Mini, 8M Nano, 8M Plus
HiFi4 DSP	i.MX 8 Family: 8QuadMax, 8ULP i.MX 8X Family: 8QuadXPlus, 8DualX i.MX 8M Family: 8M Plus
NXP eIQ Machine Learning	i.MX 8 Family: 8QuadMax, 8ULP i.MX 8X Family: 8QuadXPlus, 8DualX i.MX 8M Family: 8M Quad, 8M Mini, 8M Nano, 8M Plus

4 BSP Supported Features

The following table describes the features that are supported in this BSP release. In this table, if no board is explicitly stated, the feature is shared across all boards listed in Section [Overview](#). Otherwise, the feature is only supported on the boards listed.

Table 8. Supported features

Feature	Supported board	Comment
Kernel		
Kernel	All i.MX	Kernel version: 5.15.5
File System	All i.MX	EXT2/EXT3/EXT4 are used as the file system in MMC/eMMC/SD card. On i.MX 6SABRE-AI and 7D-SABRE-SD, <ul style="list-style-type: none"> • UBIFS is used for NAND. • JFFS2/UBIFS is used for Parallel NOR, QSPI NOR.
Boot image		
U-Boot	All i.MX	<p>U-Boot delivery is based on U-Boot version v2021.04.</p> <p>Clock, Anapop regulator, ENET, UART, MMC/SD, eMMC4.3/4.4/4.5/5.1.</p> <p>High-Assurance Boot, ROM Plug-in Mode.</p> <p>SPI-NOR, Parallel NOR, SATA, NAND, FlexSPI-NOR, USB Mass Storage.</p> <p>See Table 9 "U-Boot configurations" for the U-Boot configurations supported on each board for SPI_NOR, NAND, Parallel NOR, FlexSPI-NOR. These are not supported on all boards.</p> <p>i.MX 6QuadPlus/Quad/DualLite SABRE-SD and SABRE-AI support DDR3 528 MHz @ 64 bit.</p> <p>i.MX 6SoloX SABRE-SD support LDDR3 400 MHz @ 32 bit.</p> <p>i.MX 7Dual SABRE-SD supports DDR3 533 MHz @ 32 bit and boot using L2Cache as OCRAM.</p> <p>i.MX 6UltraLite EVK supports DDR3 400 MHz @ 16 bit.</p> <p>i.MX 6ULL supports DDR3 400 MHz @ 16 bit.</p> <p>i.MX 6ULZ supports DDR3 400 MHz @ 16 bit.</p> <p>i.MX 6SLL supports LPDDR3 400 MHz @ 32 bit.</p> <p>i.MX 7ULP supports Clock, UART, MMC/SD, eMMC4.3/4.4/4.5, High-Assurance Boot, ROM Plug-in Mode QuadSPI-NOR, USB Mass Storage I2C, and SPI.</p> <p>i.MX 8 uses <code>imx-mkimage</code> to produce the <code>flash.bin</code> file that contains the i.MX 8 system controller firmware and U-Boot. The <code>flash.bin</code> file that can be flashed to the SD cards with the command: <code>dd if=<flash.bin> of=/dev/sd<x> seek=<x> bs=1k</code>.</p> <p>For 8M Mini, <code>seek=33</code>.</p> <p>For i.MX 8M Quad/Mini/Nano/Plus, U-Boot supports distro boot. For 8M mini EVK, U-Boot also supports EFI and is able to boot opensuse and Fedora.</p> <p>For 8M Quad, 8QuadMax A0, and 8QuadXPlus A0, <code>seek=33</code>.</p> <p>For 8QuadMax B0, 8QuadXPlus B0 and C0, 8M Nano, 8M Plus, and 8DXL, <code>seek=32</code>.</p>
Boot Firmware	All i.MX 8	<p>All i.MX 8 boards require Arm Trusted Firmware.</p> <p>i.MX 8QuadMax 8DXL and 8QuadXPlus require System Controller Firmware.</p>

Table continues on the next page...

Table 8. Supported features (continued)

Feature	Supported board	Comment
		<p>i.MX 8QuadMax 8DXL and 8QuadXPlus require SECO Firmware.</p> <p>i.MX 8QuadMax requires signed HDMI Firmware.</p> <p>i.MX 8ULP requires S400 and uPower Firmware.</p>
OP-TEE	<p>All i.MX 6</p> <p>All i.MX 7</p> <p>All i.MX 8M</p>	OP-TEE OS is required on the boot partition with the TEE file for OP-TEE enablement.
Xen Hypervisor	<p>8QuadMax</p> <p>8QuadXPlus</p>	Xen is a Type 1 hypervisor and goes into the boot image. Look for dom0-related device trees.
Jailhouse Hypervisor	<p>All i.MX 8M</p> <p>8QuadMax</p> <p>8QuadXPlus</p> <p>8ULP</p>	Jailhouse is a Type 1 hypervisor for i.MX 8. Look for related device trees for inmate and root device trees.
Machine-specific layer		
Arm® Core	All i.MX	<p>i.MX 6 SABRE-SD, 6 SABRE-AI, 6SLL, and 6 SoloX-SD support the Arm Cortex-A9 processor.</p> <p>i.MX 7Dual SABRE-SD and 7ULP EVK support the Arm Cortex-A7 and Cortex-M processor.</p> <p>i.MX 6UltraLite EVK, 6ULL EVK, and 6ULZ EVK support the Arm Cortex-A7 processor.</p> <p>i.MX 8QuadXPlus processor consists of five cores:</p> <ul style="list-style-type: none"> • Four Arm Cortex-A35 • One Arm Cortex-M4F <p>i.MX 8QuadMax processor consists of eight cores:</p> <ul style="list-style-type: none"> • Four Arm Cortex-A53 cores • Two Arm Cortex-A72 cores • Two Arm Cortex-M4F cores <p>i.MX 8M Quad and i.MX 8M Mini support four Arm Cortex-A53 cores and one Arm Cortex-M4 core.</p> <p>i.MX 8M Nano supports four Arm Cortex-A53 cores and one Arm Cortex-M7F core.</p> <p>i.MX 8M Plus support four Arm Cortex-A53 cores and one Arm Cortex-M7F core.</p> <p>i.MX 8DXL supports two Arm Cortex-A35 cores and one Arm Cortex-M4F core.</p>
Memory	All i.MX	<p>On i.MX 6 and i.MX 7 SoC, the user/kernel space is split 2G/2G.</p> <p>On i.MX 8 with 64-bit configuration, the memory is not split.</p> <p>i.MX 8QuadMax supports two 32-bit LPDDR4 channels @1600 MHz.</p>

Table continues on the next page...

Table 8. Supported features (continued)

Feature	Supported board	Comment
		i.MX 8QuadXPlus supports one 32-bit LPDDR4 channel @1200 MHz. i.MX 8DXL supports one 32-bit LPDDR4 channel @ 1200 MHz. i.MX 8M Quad supports one 32-bit LPDDR4 channel @ 1600 MHz and 50 MHz. i.MX 8M Mini supports one 32-bit LPDDR4 channel @ 1500 MHz and 50 MHz. i.MX 8M Nano supports one 16-bit LPDDR4 channel @ 750 MHz and 25 MHz. i.MX 8M Plus supports one 32-bit LPDDR4 channel @ 2000 MHz and 50 MHz.
Interrupt	All i.MX	GIC
Clock	All i.MX	Controls the system frequency and clock tree distribution.
Timer	All i.MX	System timer tick and broadcast timer support. GPT Timer used for i.MX 6 and i.MX 7. On i.MX 8M SoC and 8QuadXPlus, system counter timer instead of GPT. On i.MX 8, Arm Arch timer used instead of GPT. On i.MX 6 and i.MX 7 Enhanced Periodic Interrupt Timer (EPIT) available.
GPIO/EDIO	All i.MX	GPIO is initialized in earlier phase according to hardware design.
IOMUX	All i.MX	Provides the interfaces for I/O configuration. IOMUX-V3 version is used on i.MX 6, i.MX 7, and i.MX 8M boards. For i.MX 8QuadMax and 8QuadXPlus the system controller manages access to the IOMUX.
System Controller	8QuadMax 8QuadXPlus 8DXL	Provides abstraction to the hardware features and runs on Arm Cortex executing firmware.
DMA engine		
SDMA	All i.MX 6 All i.MX 7 All i.MX 8M	Conforms to the DMA engine framework.
APBH-Bridge-DMA	6SABRE-AI	Conforms to the DMA engine framework. This feature requires a NAND U-Boot.
Character device drivers		
UART	All i.MX	i.MX 6 SABRE-SD supports console through internal Debug UART1. i.MX 6SoloX SABRE-SD supports Cortex-A9 processor through UART1 and Cortex-M4 processor through UART2. i.MX 7Dual SABRE-SD supports Cortex-A7 processor through UART1 and Cortex-M4 processor through UART2. i.MX 6UltraLite, 6ULL, and 6ULZ EVK boards support Cortex-A7 processor through UART1.

Table continues on the next page...

Table 8. Supported features (continued)

Feature	Supported board	Comment
		<p>i.MX 6 SABRE-AI supports console through internal Debug UART 4.</p> <p>i.MX 7ULP EVK supports through LPUART. There are two LPUARTs on the i.MX 7ULP EVK board. LPUART0 is connected to Arm Cortex-M4 domain and LPUART4 to Arm Cortex-A7 domain.</p> <p>i.MX 8M Mini EVK supports CA53 through UART2 and Cortex-M4 through UART4.</p> <p>i.MX 8M Quad supports Cortex-A53 processor through UART1 and Cortex-M4 processor through UART2.</p> <p>i.MX 8QuadMax and 8QuasXPlus use LPUART.</p> <p>i.MX 8QuadMax and 8QuasXPlus support Cortex-A53 processor through UART0 and Cortex-M4 processor through UART2.</p> <p>i.MX 8M Nano supports Cortex-A53 through UART2 and Cortex-M7 through UART4.</p> <p>i.MX 8M Plus supports Cortex-A53 through UART2 and Cortex-M7 through UART4.</p> <p>i.MX 8DXL supports Cortex-A35 through UART0 and Cortex-M4 through M40_UART0.</p> <p>i.MX 8ULP supports Cortex-A35 through LPUART5.</p>
Power Management drivers		
Anatop Regulator	All i.MX 6 All i.MX 7	Supports Anatop regulator management.
Lower Power mode	All i.MX 6 All i.MX 7 All i.MX 8M	Supports standby mode and dormant (mem) mode on i.MX 6 and i.MX 7 boards.
CPUIdle	All i.MX 6 All i.MX 7	2-level CPUIdle supported: purely WFI and WFI with wait mode enabled.
CPUFreq	All i.MX	CPUFreq can be used for CPU frequency adjustment. The Interactive governor is added and enabled by default.
BusFreq	All i.MX 6 7D-SABRE-SD All i.MX 8M	Supports the system bus clock frequency scaling.
Battery charging	All i.MX 6 All i.MX 7 All 8M	Supports battery charge type detection.
Networking drivers		
ENET	All i.MX 6 7D-SABRE-SD	i.MX 6Quad/SoloX board supports AR8031 PHY, i.MX 6UltraLite EVK board supports KSZ8081 PHY, and i.MX 7Dual SABRE-SD board supports BCM54220 PHY.

Table continues on the next page...

Table 8. Supported features (continued)

Feature	Supported board	Comment
	All i.MX 8	i.MX 6SoloX SABRE-SD, SABRE-AI, and i.MX 7Dual SABRE-SD support AVB features. i.MX 8 supports Atheros AR8031 PHY with 10/100/1000 bps mode, NXP automotive PHY TJA1100 PHY, and AVB features.
EQOS_TSN	i.MX 8M Plus i.MX 8DXL	i.MX 8DXL supports AR8031 PHY, i.MX 8M Plus supports RTL8211FDI. Supports Ethernet TSN features.
IEEE [®] 1588	All i.MX 6 All i.MX 7 All i.MX 8	Supports Linux PTP stack. Supports IPv4, IPv6, and IEEE 802.3 transport. Supports E2E, and P2P transparent clock. Supports IEEE802.1AS-2011 in the role of end station.
PCIe	All i.MX except for 8M Nano, 6SLL, 6UL, 6ULL, and 6ULZ	With the platform that supports PCIe module. For i.MX 6 and 7, the default kernel configuration does not enable PCIe. The i.MX 8 defconfig does enable PCIe. For EP/RC validation on i.MX 8, use a converter cable that converts from standard PCIe interface to M.2. <ul style="list-style-type: none"> • EP can be initialized/enumerated by RC. • EP can access the memory of RC. • RC can access the memory of EP. • EP can trigger MSI, and the triggered MSI can be captured by RC.
MediaLB	6SABRE-AI 8QuadXPlus	On i.MX 6SABRE-AI, CPU1 supports MLB 150 and MLB 25/50. On i.MX 6SABRE-AI, CPU2 and i.MX 6QuadPlus SABRE-AI support MLB 25/50 only.
FlexCAN	All i.MX 6 7D-SABRE-SD 8QuadMax 8QuadXPlus 8M Plus	Supports one CAN with the default device tree on i.MX 6SABRE-AI. Supports both CANs using the FlexCAN device tree but has a pin conflict with FEC. Supports with the default device tree on i.MX 6SoloX-SD, 7Dual SABRE-SD, 6UltreLite EVK, and 6ULL EVK. With the platform that supports the FlexCAN module, FlexCAN supports CANFD mode.
Wi-Fi/Bluetooth wireless technology	All i.MX	Supports the NXP SDIO 88W8801 (tested with Murata LBWA0ZZ2DS on i.MX 8M Quad, and Murata LBWA0ZZ2DS with Murata M.2-to-usd adapter on i.MX 6ULL). Supports the NXP SDIO IW416 (tested with Murata LBEE5CJ1XK on i.MX 8M Quad and i.MX 8ULP, and Murata LBEE5CJ1XK with Murata M.2-to-usd adapter on i.MX 6ULL). Supports the NXP SDIO 88W8997 (tested with AzureWav AW-CM276MA-SUR) on i.MX 8M Plus and i.MX 8M Quad. Supports the NXP PCIe 88W9098 (tested with Murata LBEE6ZZ-1TA) on i.MX 8M Plus, i.MX 8M Quad, i.MX 8QuadMax, i.MX 8QuadXPlus, and i.MX 8DXL.

Table continues on the next page...

Table 8. Supported features (continued)

Feature	Supported board	Comment
		<p>Supports the NXP SDIO 88W9098 (tested with Murata LBEE6ZZ-1TA) on i.MX 8M Plus, i.MX 8M Quad.</p> <p>Supports the NXP PCIe 88W8997 Wi-Fi/Bluetooth SoC (tested with Azurewave AW-CM276MA-PUR) on i.MX 8QuadMax, i.MX 8QuadXPlus, i.MX 8M Quad, i.MX 8DXL, and i.MX 8M Plus.</p> <p>Supports the NXP SDIO 88W8987 Wi-Fi/Bluetooth SoC (tested with Azurewave AW-CM358-uSD) on i.MX 6, i.MX 7Dual, i.MX 7ULP, i.MX 8M Mini LPDDR4 EVK, and i.MX 8M Nano LPDDR4 EVK.</p> <p>All the i.MX 6 boards require board modifications to support Bluetooth and to boot with the Wi-Fi/Bluetooth device tree.</p> <p>For Bluetooth A2DP, if the Yocto Project has no frame buffer, for example, the 6UltraLite G1 part chip has no LCDIF, run PulseAudio manually with the command:</p> <pre style="background-color: #f0f0f0; padding: 5px;">/usr/bin/pulseaudio --start --log-target=syslog</pre>
DPDK	8M Mini	<p>Userspace Ethernet FEC Driver</p> <ul style="list-style-type: none"> • DPDK version 20.11 • l2fwd and l3fwd applications supported in loopback mode <p>For details on executing l2fwd and l3fwd applications, see the <code>dpdk/nxp/README</code> file.</p>
Security drivers		
CAAM	All i.MX	Cryptographic Acceleration and Assurance Module.
SNVS	All i.MX 6 All i.MX 7 All i.MX 8M	Secure Non-Volatile Storage.
SIMv2	6UltraLite 7D-SABRE-SD	Smart Card Interface.
EMVSIM	8QuadMax	Smart Card Interface.
Sound drivers and DSP		
DSP	8QuadXPlus 8QuadMax 8M Plus 8ULP	One HiFi 4 DSP
AK5558 AK4497 AK4458	All i.MX 8M	Supported on Audio board but AK4497 and AK4458 on current audio board cannot work for i.MX 8M Nano.

Table continues on the next page...

Table 8. Supported features (continued)

Feature	Supported board	Comment
AK5552		
WM8524 WM8960 SAI	All i.MX 8M	Supports playback.
WM8962/SSI WM8960/SSI	6SABRE-SD 6SoloX-SD 7D-SABRE-SD 6UltraLite 6ULL 6ULZ 6SLL 7ULP	Supports playback.
SAI/MQS	8QuadMax	Supports playback.
S/PDIF	6SABRE-SD 6SABRE-AI 8QuadMax 8QuadXPlus All i.MX 8M	Supports 16 bit and 24 bit stereo playback from 32 kHz to 48 kHz sample rate. Supports 24 bit stereo record from 16 kHz to 96 kHz.
ASRC	6SABRE-AI 6SoloX-SD 6UltraLite 6ULL 6ULZ 8QuadMax 8QuadXPlus 8M Nano 8M Plus	Supports sample rates conversion from 5 kHz to 192 kHz and output sample rates from 32 kHz to 192 kHz. Supports ALSA plug-in library playback.
ESAI/CS42888	6SABRE-AI 8QuadMax 8QuadXPlus	Supports 16 bit, 24 bit PCM format, channel from 2 to 6, and sample rate from 8 kHz to 192 kHz for playback with ASRC P2P. Supports sample rate from 8 kHz to 96 kHz for record and playback without ASRC. Supports 4 channels input and 8 channels output. Supports full duplex operations. Supports amixer alsamixer control from user space.

Table continues on the next page...

Table 8. Supported features (continued)

Feature	Supported board	Comment
SAI/MQS/WM8962	6SoloX-SD	Supports 16 bit, 24 bit, and 32 bit PCM format.
	7D-SABRE-SD	Supports sample rate from 8 kHz to 96 kHz for record and playback.
	6UltraLite	Supports full duplex operations.
	6ULL	Supports amixer alsamixer control from user space.
	6ULZ	Supports clock control.
	7ULP	Supports MQS only on i.MX 6 and i.MX 7.
	All i.MX 8M	Supports WM8962 only on i.MX 8QuadMax.
	8QuadMax	
	8QuadXPlus	
AMIX	8QuadMax	Supports 16 bit, 18 bit, 20 bit, 24 bit, and 32 bit PCM format.
	8QuadXPlus	Supports sample rate from 8 kHz to 96 kHz for record and playback. Supports amixer alsamixer control from user space.
HDMI Audio	6SABRE-SD	For i.MX 8QuadMax, it is not supported on the reference board but is able to add to the custom board. i.MX 8M Quad supports audio playback through HDMI.
	6SABRE-AI	
	7ULP	
	8QuadMax	
	8M Quad	
	8M Plus	
eARC	8M Plus	i.MX 8M Plus supports audio receive from eARC.
Input device drivers		
USB devices	All i.MX	Supports USB mouse and USB keypad through USB ports.
Touch panel	All i.MX	6SABRE-SD and 6SABRE-AI support EGalaxy capacitive touch screen. 7Dual SABRE-SD supports E Ink touch screen with a separate package download. 6SoloX SABRE-SD supports LVDS panel. 7ULP EVK supports touch through DSI panel
Keypad	6UltraLite	Supports the resistive touch panel.
	7D-SABRE-SD	
	7ULP	
Storage drivers		
FlexSPI-NOR	6SoloX-SD	i.MX 6SoloX SABRE-SD supports QSPI2.
	6UltraLite	i.MX 6UltraLite EVK supports QSPI1.

Table continues on the next page...

Table 8. Supported features (continued)

Feature	Supported board	Comment
	6ULL 6ULZ 7D-SABRE-SD All i.MX 8	i.MX 7Dual SABRE-SD supports QSPI1. i.MX 8QuadXPlus, 8M Quad, 8M Mini, and 8M Plus support FlexSPI1. i.MX 8M Mini supports NOR Flash Boot.
SPI-NOR	6SABRE-AI	Supports M25P32. On i.MX 6SABRE-SD Dual/Quad/DualLite, there is a pin conflict for supporting SPI-NOR.
NAND	6SABRE-AI 7D-SABRE-SD 8QuadXPlus 8M Quad 8M Mini	Normal NAND and ONFI NAND asynchronous mode with BCH40/BCH62.
Parallel NOR	6SABRE-AI 8QuadMax	Supports Parallel NOR by using the EIM interface on i.MX 6 SABRE-AI.
SATA	6SABRE-SD 6SABRE-AI 8QuadMax	i.MX 6DualQuad SABRE-SD and SABRE-AI, i.MX 6 QuadPlus SABRE_SD and SABRE-AI support Serial ATA 2.0. i.MX 8QuadMax supports SATA III (6.0 GB/s).
USB drivers		
USB Host	All i.MX	Supports USB HOST1 and USB OTG host.
USB Device	All i.MX	Supports USB OTG device mode.
USB	All i.MX	Supports USB OTG 2.0, USB Host 2.0 for all i.MX except 8M Plus. All i.MX 8 and i.MX 7ULP EVK boards support Type-C ports. The boards that support USB 3.0 are i.MX 8QuadMax and 8QuadXPlus MEK boards, and 8M Quad and 8M Plus EVK boards. USB Host mode: MSC, HID, UVC, and USB audio. USB device mode: MSC, Ethernet, and Serial. USB OTG pin detect support for Dual-role switch at USB2.
Graphics and Video drivers		
GPU	6SABRE-SD 6SABRE-AI 7ULP All i.MX 8M 8QuadXPlus	Graphics Chips Details: See <i>i.MX Graphics User's Guide</i> (IMXGRAPHICUG) for more details. One GC7000-Lite on 8M Quad. One GC7000-Ultra-Lite on 8M Nano. One GC7000-NanoUltra and GC320 on 8M Mini.

Table continues on the next page...

Table 8. Supported features (continued)

Feature	Supported board	Comment
	8QuadMax	<p>One GC7000-Ultra-Lite and GC520I on 8M Plus. Two GC7000XSVX on 8QuadMax. One GC7000-Lite on 8QuadXPlus. One GC7000-NanoUltra and GC328 on 7ULP. GC2000, GC355, and GC320 on 6Dual/6Quad. GC2000+, GC355, and GC320 on 6QuadPlus. GC880 and GC320 on 6Solo/DualLite. GC400T on 6SoloX.</p> <p>The GPU on the chips listed above supports these features that include 2D and 3D hardware acceleration:</p> <ul style="list-style-type: none"> • Supports EGL 1.5 for fbdev, X11, XWayland • Supports OpenGL ES1.1 • Supports OpenGL ES2.0 (WebGL 1.0.1 compatible on X11) • Supports OpenGL ES3.0 on all except i.MX 6SoloX, 7ULP, and 8M Mini which support 2.0 only • Supports OpenGL ES3.1 i.MX 8QuadMax, 8QuadXPlus, 8DualX, 8M Plus, and 8M Quad • Supports OpenGL ES3.2 on i.MX 8QuadMax • Supports Vulkan 1.1 on i.MX 8QuadMax, 8QuadXPlus, 8DualX, 8M Plus and 8M Quad • Supports OpenVX on i.MX 8QuadMax and 8M Plus • Supports OpenVG1.1 • Supports OpenCL1.1 on GC2000 on i.MX 6Quad • Supports OpenCL1.2 on GC7000SXVX, GC7000L, and GC2000+ on i.MX 6QuadPlus, 8QuadMax, 8QuadXPlus, 8DualX, and 8M Quad. • Supports OpenGL2.1
Frame Buffer Display	All i.MX 6 and 7	<p>MXC Frame buffer driver for IPU V3 on i.MX 6SABRE-SD and i.MX 6SABRE-AI. MXC Frame buffer driver for PXP on i.MX 6SoloX SABRE-SD, i.MX 6UltraLite EVK, i.MX 6ULZ EVK i.MX 6ULL EVK, and i.MX 7Dual SABRE-SD.</p>
Direct Rendering Manager (DRM) Display	All i.MX 8	<p>i.MX DPU DRM is used for i.MX 8QuadMax and 8QuadXPlus. LCDIF is used for all i.MX 8M. DCSS is used for i.MX 8M Quad. DCNANO is used for i.MX 8ULP.</p>
Framebuffer compression	8M Quad	<p>Supports graphic framebuffer compression with DEC400.</p>

Table continues on the next page...

Table 8. Supported features (continued)

Feature	Supported board	Comment
VDOA	6SABRE-SD 6SABRE-AI	Supports Video Data Order Adapter for tiling.
LVDS	6SABRE-SD 6SABRE-AI 6SoloX-SD 8QuadMax 8QuadXPlus 8M Plus	Supports HannStar LVDS panel on i.MX 6. It is the default display if no other video option is set up. Uses the LDB controller. On the SABRE-AI there are two ports. Port 0 is the default. For i.MX 8, it supports the Mixel controller.
HDMI Display	6SABRE-SD 6SABRE-AI 6SoloX-SD 7D-SABRE-SD 7ULP	i.MX 6SABRE-SD, 6SABRE-AI, and 7Dual support on-chip HDMI hardware. i.MX 6SoloX SABRE-SD supports external HDMI hardware. i.MX 7ULP EVK supports HDMI through the MIPI pins with external HDMI hardware.
HDMI/Display Port	8M Quad 8QuadMax 8M Plus	i.MX 8QuadMax supports HDMI audio and on-chip HDMI hardware. i.MX 8M Quad supports HDMI through DCSS. i.MX 8M Plus only supports HDMI.
LVDS to HDMI	8QuadMax 8M Plus 8QuadXPlus	Uses ITE Driver IT6263.
MIPI to HDMI	All i.MX 8 7ULP	Uses Advantec adv7535.
HDCP	6SABRE-SD i.MX 8M 8QuadMax	Supports HDCP v1.2 specifications on specific HDCP parts. i.MX 8QuadMax can support HDCP v1.4 (for TX) and HDCP v2.2 (for RX and TX).
MIPI-DSI Display	6SABRE-SD All i.MX 7 i.MX 8	Supports 2 lanes through MIPI daughter card on i.MX 6 and i.MX 7-SABRE-SD. Supports 2 lanes MIPI DSI with direct connection on i.MX 7ULP. The default display for i.MX 7ULP EVK board is HDMI. MIPI DSI supports with hardware rework. Supports 4 lanes driven by DPU with up to 1080p60 on i.MX 8QuadMax and 8QuadXPlus. Supports 4 lanes driven by LCDIF with up to 720p60 on i.MX 8M Quad. Supports 4 lanes driven by LCDIF up to 1920x1200p60 on i.MX 8M Mini, 8M Nano, and 8M Plus.

Table continues on the next page...

Table 8. Supported features (continued)

Feature	Supported board	Comment
		<p>Supports 4 lanes driven by DCSS with up to 1080p60 on i.MX 8M Quad.</p> <p>Supports RM67191 OLED display panel through the MIPI DSI on i.MX 8.</p> <p>Supports RM67199 OLED display panel through the MIPI DSI on i.MX 8M Mini, 8M Nano, 8M Plus, and 8M Quad.</p> <p>Supports RM68200 OLED display panel through the MIPI DSI on i.MX 8ULP.</p>
Parallel-LCD Display	<p>All i.MX 6</p> <p>All i.MX 7</p>	<p>Supports SEIKO WVGA panel.</p> <p>For i.MX 6UltraLite, i.MX 6ULZ, i.MX 6ULL, and i.MX 7Dual SABRE-SD, it supports Embest LCD8000-43T LCD panel.</p>
PxP	<p>6DualLite-SD</p> <p>6SLL</p> <p>6SoloX-SD</p> <p>7D-SABRE-SD</p> <p>6UltraLite</p> <p>6ULL</p> <p>6ULZ</p>	<p>Enables PxP Driver for EPDC.</p> <p>Conforms to DMA engine framework.</p>
EPDC	<p>6DualLite-SD</p> <p>6SLL</p> <p>6ULL</p> <p>6ULZ</p> <p>7D-SABRE-SD</p>	<p>Supports RGB565 frame buffer format.</p> <p>Supports Y8 frame buffer format.</p> <p>Supports full and partial EPD screen updates.</p> <p>Supports up to 256 panel-specific waveform modes.</p> <p>Supports automatic optimal waveform selection for a given update.</p> <p>Supports synchronization by waiting for a specific update request to complete.</p> <p>Supports screen updates from an alternate (overlay) buffer.</p> <p>Supports automated collision handling.</p> <p>Supports 64 simultaneous update regions.</p> <p>Supports pixel inversion in a Y8 frame buffer format.</p> <p>Supports posterization of the update contents (driving all pixels to either solid black or white).</p> <p>Supports use of a color map to remap Y8 frame buffer contents.</p> <p>Supports 90, 180, and 270 degree HW-accelerated frame buffer rotation.</p> <p>Supports panning (y-direction only).</p> <p>Supports three EPDC driver display update schemes: Snapshot, Queue, and Queue and Merge.</p> <p>Supports user control of the delay between completing all updates and powering down the EPDC.</p>

Table continues on the next page...

Table 8. Supported features (continued)

Feature	Supported board	Comment
		Supports dithering. i.MX 7Dual supports E Ink but requires a separate download. Contact Marketing representative.
VPU	6SABRE-SD 6SABRE-AI All i.MX 8	i.MX 6 Encoder: MPEG-4, H.263, H.264 (AVC/MVC), MJPEG i.MX 8QuadMax and 8QuadXPlus Encoder: H.264 i.MX 6 Decoder: MPEG-4, H.263, H.264 (AVC/MVC), VC-1, MPEG-2, MJPEG, AVS, VP8 i.MX 8QuadMax and 8QuadXPlus Decoder: HEVC, H.264, MPEG4, MPEG2 i.MX 8M Quad Decoder: HEVC, VP9, H.264, VP8, RV9, AVS, MJPEG, H.263 i.MX 8M Mini Decoder: HEVC, VP9, H.264, VP8 i.MX 8M Mini Encoder: H.264, VP8 i.MX 8M Plus Encoder: 1080p60 HEVC, H.264 i.MX 8M Plus Decoder: 1080p60 HEVC, H.264, VP9, VP8
DPU	8QuadMax 8QuadXPlus	Supports through DRM display framework and provides 2D Graphics processing. Supports DPR tiling.
DCSS	8M Quad	Supports display frame buffers in memory out to Ultra HD or HDTVs.
DCNANO	8ULP	Supports through DRM display framework.
IPU	6SABRE-SD 6SABRE-AI	On i.MX 6SABRE-SD and i.MX 6SABRE-AI, the IPU driver provides interfaces to access IPU V3 modules.
PRE/PRG driver	6QuadPlus-SD 6QuadPlus-AI	On i.MX 6QuadPlus provides interfaces to support prefetch linear frames or resolve tiled frames for display.
V4L2 Output	All i.MX 6 All i.MX 7	i.MX 6SABRE-SD and i.MX 6SABRE-AI use the IPU post-processing functions for video output. i.MX i.MX 6SoloX SABRE-SD, 6UltraLite, 6ULL, 6ULZ EVKs and i.MX 7D SABRE-SD use the PXP post-processing functions for video output. i.MX 7ULP EVK uses MIPI connection for V4L2 output.
Video Capture drivers		
V4L2 Capture	All i.MX	Supports 2 cameras on i.MX 6SABRE-SD and SABRE-AI. Supports 1 camera on i.MX 6SoloX SABRE-SD, 6UltraLite EVK, 6ULL EVK, 6ULZ EVK and 7D-SABRE-SD, and i.MX 8M Mini. Supports 2 cameras on i.MX 8M Quad and i.MX 8M Plus and 1 camera on i.MX 8M Mini, and 8M Nano. Supports 4 cameras on i.MX 8QuadXPlus.

Table continues on the next page...

Table 8. Supported features (continued)

Feature	Supported board	Comment
		Supports 8 cameras on i.MX 8QuadMax.
MIPI Camera CSI	6SABRE-SD 7D-SABRE-SD 7ULP All i.MX 8M 8QuadMax 8QuadXPlus	Supports 2-lane CSI MIPI camera OV5640 with 720p30, 640x480@30, 320x240@30, 720x480@30, 1080p@30, 2592x1944@15, 176x144@30. Also supports CSI MIPI camera OV10635 with 1280x800@30, ov10635 max supports 1280x800@30, and ISI does not support upscale, so 1080p, 2592x1944 cannot be supported on i.MX 8QuadMax and 8QuadXPlus. Supports 4-lane Basler CSI MIPI cameras AR0821 with 4K@30 with ISP on i.MX 8M Plus.
Parallel CSI	6SABRE-SD 6SoloX-SD 6UltraLite 6ULL 6ULZ 6SLL 8QuadXPlus	Supports OV5640 camera sensor.
ISI	8QuadMax 8QuadXPlus 8M Nano 8M Plus	Supports capture through ISI controller.
ISP	8M Plus	Supports capture through ISP controller. Supports AE/AF/AWB/DEWARP/LSC/CPROC, etc.
IPU-CSI	6SabreSD	Supports capture through IPU CSI controller.
TV-IN	6SABRE-AI 8QuadMax	Supports TV-IN through ADV7180 on the 6SABRE-AI with bt656, NTSC, and PAL. Supports TV-IN through ADV7180 on the 8QuadMax with NTSC, and PAL.
General drivers		
uSDHC	All i.MX	Supports SD2.0 and SDXC. Supports SD3.0 on all i.MX except 6SABRE-SD. Supports eMMC 1bit/4bit/8bit SDR/DDR mode. i.MX 6SABRE-SD is soldered, i.MX 6SABRE-AI uses the daughter card, and i.MX 6SoloX-SD is not soldered. Supports eMMC4.5 on i.MX 6SoloX-SD. Supports eMMC5.0 on i.MX 7Dual SABRE-SD. Supports eMMC5.1 on i.MX 8 and i.MX 8M.

Table continues on the next page...

Table 8. Supported features (continued)

Feature	Supported board	Comment
Watchdog	All i.MX	Supports Watchdog reset.
I ² C	All i.MX	Supports I ² C master. Supports PCA9646 I ² C switch on i.MX 8QuadXPlus.
SPI	All i.MX	Supports SPI master mode and slave mode.
Pulse Width Modulator	All i.MX	Supports the backlight driver through PWM.
ADC	6SoloX-SD 7D-SABRE-SD 6UltraLite 6ULL 6ULZ 7ULP 8QuadMax 8QuadXPlus	Supports the ADC driver.
Temperature monitor	All i.MX	Pre-calibrated. See the "Thermal Driver" chapter in <i>i.MX Linux Reference Manual (IMXLXRM)</i> for more information.
Accelerometer	6SABRE-SD 6SABRE-AI 6SoloX-SD 6UltraLite 6ULL 6ULZ 7D-SABRE-SD 7ULP 8QuadXPlus	Supports the MMA8451 sensor on i.MX 6SABRE and i.MX 6SoloX. Supports the FXLS8471Q sensor on 6UltraLite EVK, 6ULZ and 6ULL EVK. Supports the FXOS8700 sensor on the i.MX 7. Supports the FXOS8700 sensor on the i.MX 8.
GPIO Expander	6SABRE-SD 6SABRE-AI 7D-SABRE-SD 8QuadMax 8QuadXPlus	Supports the MAX7310 GPIO expander on i.MX 6 SABRE-SD and SABRE-AI. Supports the 74LV595 GPIO expander on i.MX 7Dual SABRE-SD. Supports PCA9557 and PCA6416 on i.MX 8.
SNVS RTC	All i.MX 6 All i.MX 7 All i.MX 8	SNVS is a block that interfaces with CAAM and SRTC.

Table continues on the next page...

Table 8. Supported features (continued)

Feature	Supported board	Comment
Ambient Light Sensor	6SABRE-SD	Supports the ISL29023 sensor on i.MX 6 SABRE-SD, SABRE-AI, and 6 SoloX boards.
	6SABRE-AI	Supports the ISL29023 sensor on i.MX 8QuadMax and i.MX 8QuadXPlus boards
	6SoloX-SD	
	8QuadMax	
	8QuadXPlus	
Gyroscope Sensor	All i.MX 7	Supports FXA2100 gyroscope sensor.
Pressure Sensor	7D-SABRE-SD	Supports MPL3115 pressure sensor.
	8QuadMax	
	8QuadXPlus	
Magnetometer Sensor	i.MX 6	Supports MAG3110 magnetometer sensor on all i.MX 6 except 6SLL.
AM/FM module	6SABRE-AI	Supports the SI4763 AM/FM module. Supports FM by using the SSI interface.

5 U-Boot and Device Trees

This section describes the different U-Boots and device trees, as well as different kernel and boot parameters.

5.1 U-Boot configurations

In the following table, the U-Boot configurations are listed for each machine configuration. The machine configurations are provided through the Yocto Project layers in the `meta-freescale` and `meta-imx` layers in the `conf/machine` subdirectory.

Table 9. U-Boot configurations

U-Boot configuration for Boot device	Description	Supported machine configuration
sd	<p><code>sd</code> supports boot from an SD card. This is the default U-Boot configuration.</p> <p>For boards supporting eMMC, such as i.MX 6QuadPlus/Quad/DualLite, SD boot can be flashed in eMMC for boot from eMMC instead of an SD card.</p>	<p><code>imx6qsabresd</code>, <code>imx6qpsabresd</code>, <code>imx6dlsabresd</code> <code>imx6qsabreauto</code>, <code>imx6qpsabreauto</code>, <code>imx6dlsabreauto</code> <code>imx6sllvk</code> <code>imx6xsabresd</code> <code>imx7dsabresd</code> <code>imx6ulevk</code> <code>imx6ull14x14evk</code> <code>imx6ullz4x14evk</code> <code>imx7ulpevk</code> <code>imx8qmmek</code> <code>imx8qxpmeek</code>, <code>imx8qpc0mek</code></p>

Table continues on the next page...

Table 9. U-Boot configurations (continued)

U-Boot configuration for Boot device	Description	Supported machine configuration
		imx8mqevk imx8mmevk imx8mnevk imx8mpevk imx8dxlevk, imx8dxlddr3evk
spi-nor	Supports booting from SPI-NOR.	imx6qsabreauto, imx6dlsabreauto imx6qpsabreauto
eim-nor	Supports booting from Parallel NOR.	imx6qsabreauto, imx6dlsabreauto, imx6solosabreauto imx6qpsabreauto
nand	Supports booting from NAND.	imx6qsabreauto, imx6dlsabreauto, imx6solosabreauto imx6qpsabreauto imx7dsabresd imx6ull14x14evk
sata	Supports booting from SATA.	imx6qsabresd, imx6qpsabresd imx6qsabreauto, imx6qpsabreauto
qspi	Supports booting from QSPI. Booting from the Arm Cortex-M4 processor is supported through QSPI2 and QSPI1. Use U-Boot command <code>bootaux</code> to boot the Arm Cortex-M4 processor. The booting address for QSPI2 is 0x78000000. The booting address for QPIS1 is 0x68000000.	imx6sxsabresd with QSPI2 imx7dsabresd with QSPI1 imx6ulevk with QSPI1 imx6ulz14x14evk with QSPI1
emmc	Supports boot from eMMC. eMMC is not populated on the reference boards listed. Users need to populate it if needed. For other boards supporting eMMC such as i.MX 6QuadPlus/Quad/DualLite, SD boot is used.	imx6sxsabresd imx7dsabresd imx6ull14x14evk imx6ulz14x14evk imx7ulpevk imx8qmmev imx8qpc0mek imx8dxlevk imx8mpevk imx8mmevk imx8ulpevk

Table continues on the next page...

Table 9. U-Boot configurations (continued)

U-Boot configuration for Boot device	Description	Supported machine configuration
m4fastup	Supports booting from Arm Cortex-M4 processor by disabling QSPI2 from using Arm Cortex-M4 processor.	imx6xsabresd
epdc	Supports EPDC splash screen in U-Boot.	imx7dsabresd
flexspi (fspi)	Supports FlexSPI boot.	imx8qmmek imx8qxpmeek imx8qxpc0mek imx8dxlevk imx8mmevk imx8mnevk imx8mpevk imx8ulpevk

5.2 Kernel device trees

The following table describes the kernel and device trees included in this release. A list of several device tree files is provided for each board to offer examples on how to handle different pin conflicts due to pin muxing.

Table 10. Kernel and device tree configurations

Kernel and device tree configuration	Description
Kernel Binary Image	i.MX 6 and i.MX 7 zImage kernel is built with the <code>imx_v7_defconfig</code> in <code>arch/arm/configs</code> . i.MX 8 Image kernel is built with <code>imx_v8_defconfig</code> in <code>arch/arm64/configs</code> .
DTB Descriptions	Each reference board has a standard device tree as follows: <ul style="list-style-type: none"> • <code>imx6q-sabresd.dtb</code>, <code>imx6qp-sabresd.dtb</code> • <code>imx6dl-sabresd.dtb</code> • <code>imx6q-sabreauto.dtb</code>, <code>imx6qp-sabreauto.dtb</code> • <code>imx6dl-sabreauto.dtb</code> • <code>imx6sx-sdb.dtb</code> supports the i.MX 6SoloX SABRE-SDB Rev. B board, and <code>imx6sx-sdb-reva.dtb</code> supports the SABRE-SDB Rev. A board. • <code>imx7d-sdb.dtb</code> supports the i.MX 7Dual SABRE-SDB Rev. C and Rev. D boards, and <code>imx7d-sdb-reva.dtb</code> supports the Rev. A board. • <code>imx6ul-14x14-evk.dtb</code>, <code>imx6ul-9x9-evk.dtb</code> • <code>imx6ulz-14x14-evk.dtb</code> • <code>imx6ull-14x14-evk.dtb</code>

Table continues on the next page...

Table 10. Kernel and device tree configurations (continued)

Kernel and device tree configuration	Description
	<ul style="list-style-type: none"> • <code>imx7ulp-evk.dtb</code> • <code>imx8mq-evk.dtb</code> • <code>imx8mm-evk.dtb, imx8mm-ddr4-evk</code> • <code>imx8mn-evk.dtb, imx8mn-ddr4-evk.dtb, imx8mn-ddr31-evk.dtb</code> (for i.MX 8M NanoUltraLite) • <code>imx8mp-evk.dtb</code>: Supports single or multiple displays with HDMI, MIPI-DSI-HDMI, and LVDS-HDMI • <code>imx8dvl-evk.dtb</code> • <code>imx8qm-mek.dtb</code>: Supports the LVDS-HDMI or MIPI-DSI-HDMI display with the LVDS-HDMI or MIPI-DSI-HDMI converts. The detection is on-the-fly by using the device-tree overlay technology. It is for non-partition boot that <code>flash.bin</code> does not include the Cortex-M4 image. • <code>imx8qm-mek-rpmsg.dtb</code>: Supports partition reset, and supports the LVDS-HDMI or MIPI-DSI-HDMI display with the LVDS-HDMI or MIPI-DSI-HDMI converts. This requires <code>flash.bin</code> to include the Cortex-M4 image. • <code>imx8qxp-mek.dtb</code>: Supports one LVDS-HDMI through the LVDS0-CH0 on the LVDS-HDMI daughter card. It is for non-partition boot that <code>flash.bin</code> does not include the Cortex-M4 image. • <code>imx8ulpevk.dtb</code>
Audio	<p>Enables various audio device trees.</p> <ul style="list-style-type: none"> • <code>imx8ulp-evk-sof-btsc0.dtb</code>: sound open firmware • <code>imx8mp-ab2.dtb</code>: audio board • <code>imx8mp-evk-sof-wm8960.dtb</code>: Sound open firmware for WM8960 audio • <code>imx8mq-evk-ak4497.dtb</code>: audio board ak4497 codec • <code>imx8mq-evk-pdm.dtb</code>: PDM microphone • <code>imx8mq-evk-audio-tdm.dtb</code>: audio board TDM • <code>imx8mm-evk-ak4497.dtb</code>: audio board ak4497 codec • <code>imx8mm-evk-ak5558.dtb</code>: audio board ak5558 codec • <code>imx8mm-evk-audio-tdm.dtb</code>: audio board TDM • <code>imx8mn-dd4-evk-ak5558.dtb</code>: audio board TDM • <code>imx7ulp-evk-wm8960.dtb</code>: Enables WM8960 audio as the default one and disables HDMI audio • <code>imx7d-sdb-reva-hdmi-audio.dtb</code>: Enables HDMI audio as the default one and disables WM8960 audio
Bluetooth® wireless technology Wi-Fi	<p>Enables the Bluetooth wireless technology and Wi-Fi hardware.</p> <p>The followings support Azurewave AW-CM276MA-PUR with NXP PCIe 88W8997 chip inside:</p>

Table continues on the next page...

Table 10. Kernel and device tree configurations (continued)

Kernel and device tree configuration	Description
	<ul style="list-style-type: none"> • imx8mq-evk-pcie1-m2.dtb • imx8mp-evk.dtb • imx8qxp-mek-rpmsg.dtb • imx8dx1-evk.dtb • imx8qm-mek-rpmsg.dtb <p>The followings support Azurewave AW-CM358-uSD/AW-CM358MA with NXP SDIO 88W8987 chip inside:</p> <ul style="list-style-type: none"> • imx6q-sabresd-btwifi.dtb • imx6qp-sabresd-btwifi.dtb • imx6dl-sabresd-btwifi.dtb • imx6s11-evk-btwifi.dtb • imx6sx-sabresd-btwifi.dtb • imx6ul-14x14-evk-btwifi-sdio3_0.dtb • imx6ull-14x14-evk-btwifi-sdio3_0.dtb • imx6ulz-14x14-evk-btwifi-sdio3_0.dtb • imx7ulp-evkb.dtb • imx7d-sdb-usd-wifi.dtb • imx8mm-evk.dtb • imx8mn-evk.dtb <p>The followings support Azurewave AW-CM276MA-SUR with NXP SDIO 88w8997 chip inside:</p> <ul style="list-style-type: none"> • imx8mq-evk-usdhc2-m2.dtb • imx8mp-evk-usdhc1-m2.dtb <p>The followings support Murata LBEE6ZZ-1TA with NXP PCIe 88w9098 chip inside:</p> <ul style="list-style-type: none"> • imx8mq-evk-pcie1-m2.dtb • imx8mp-evk.dtb • imx8qm-mek-rpmsg.dtb • imx8qxp-mek-rpmsg.dtb • imx8dx1-evk-rpmsg.dtb <p>The followings support Murata LBEE6ZZ-1TA with NXP SDIO 88w9098 chip inside:</p> <ul style="list-style-type: none"> • imx8mq-evk-usdhc2-m2.dtb • imx8mp-evk-usdhc1-m2.dtb

Table continues on the next page...

Table 10. Kernel and device tree configurations (continued)

Kernel and device tree configuration	Description
	<p>The followings support Azurewave Murata LBEE5CJ1XK with NXP SDIO IW416 chip inside:</p> <ul style="list-style-type: none"> • <code>imx8mq-evk-usdhc2-m2.dtb</code> • <code>imx8ulp-evk.dtb</code> <p>The followings support Murata LBWA0ZZ2DS with NXP SDIO 88w8801 chip inside:</p> <ul style="list-style-type: none"> • <code>imx8mq-evk-usdhc2-m2.dtb</code> • <code>imx6ull-14x14-evk-btwifi.dtb</code> • <code>imx6ull-14x14-evk-btwifi-sdio3_0.dtb</code>
Video Capture	<ul style="list-style-type: none"> • <code>imx8qxp-mek-ov5640.dtb</code>: Supports one MIPI OV5640 and one parallel OV5640, which indicates to support two cameras. Tested with non-M4 flash.bin. • <code>imx8qm-mek-ov5640.dtb</code>: Supports one or two OV5640 sensors at the same time. • <code>imx8mq-evk-mipi-csi2.dtb</code>: MIPI-CSI2. • <code>imx8mp-evk-basler.dtb</code>: one Basler ISP camera (AR0821), reaches up to 4K30. • <code>imx8mp-evk-dual-basler.dtb</code>: dual Basler ISP cameras (AR0821), reaches up to 1080P60. • <code>imx8mp-evk-basler-ov5640.dtb</code>: Dual camera Basler ISP + OV5640. • <code>imx6ul-14x14-evk-csi.dtb</code>: Avoids the pin conflict between SIM and CSI and enables CSI support for V4L2. • <code>imx6ul-9x9-evk-csi.dtb</code>: Avoids the pin conflict between SIM and CSI and enables CSI support for V4L2.
Video Display	<ul style="list-style-type: none"> • <code>imx8ulp-evk-epdc.dtb</code>: parallel EPDC panel. • <code>imx8ulp-evk-rk055hdmipi4m.dtb</code>: MIPI DSI panel. • <code>imx8mp-evk-it6263-lvds-dual-channel.dtb</code>: Dual-channel LVDS to HDMI converter. • <code>imx8mp-evk-rm67191.dtb</code>: MIPI MX8-DSI-OLED1 panel. • <code>imx8mp-evk-rm67199.dtb</code>: MIPI MX8-DSI-OLED1A panel. • <code>imx8mp-evk-jdi-wuxga-lvds-panel.dtb</code>: LVDS panel. • <code>imx8qxp-mek-dsi-rm67191.dtb</code>: Supports RM67191 MIPI MX8-DSI-OLED1 display panel. Tested with non-M4 flash.bin. • <code>imx8qxp-mek-it6263-lvds0-dual-channel.dtb</code>: Supports the LVDS-HDMI display with LVDS0 dual-channel feature. Tested with non-M4 flash.bin.

Table continues on the next page...

Table 10. Kernel and device tree configurations (continued)

Kernel and device tree configuration	Description
	<ul style="list-style-type: none"> • <code>imx8qxp-mek-it6263-lvds1-dual-channel</code>: Supports the LVDS-HDMI display with LVDS1 dual-channel feature. Tested with non-M4 <code>flash.bin</code>. • <code>imx8qxp-mek-jdi-wuxga-lvds1-panel.dtb</code>: Supports the dual-channel LVDS panel, connecting the two mini-SAS ports with the LVDS1 CH0 and LVDS1 CH1. Tested with non-M4 <code>flash.bin</code>. • <code>imx8qxp-mek-jdi-wuxga-lvds0-panel.dtb</code>: Supports the dual-channel LVDS panel, connecting the two mini-SAS ports with the LVDS0 CH0 and LVDS0 CH1. Tested with non-M4 <code>flash.bin</code>. • <code>imx8qm-mek.dtb</code>: Supports the LVDS-HDMI or MIPI-DSI-HDMI display with the LVDS-HDMI or MIPI-DSI-HDMI converts. The detection is on-the-fly by using the device-tree overlay technology. • <code>imx8qm-mek-hdmi.dtb</code>: Supports native HDMI TX interface on the CPU board. • <code>imx8qm-mek-jdi-wuxga-lvds1-panel.dtb</code>: Supports the dual-channel LVDS panel, connecting the two mini-SAS ports with the LVDS1 CH0 and LVDS1 CH1. • <code>imx8dxl-evk-lcdif.dtb</code>: Supports the LCDIF panel. • <code>imx8mq-evk-lcdif-adv7535.dts</code>: LCDIF + MIPI-DSI + HDMI adapter. • <code>imx8mq-evk-dcss-adv7535.dtb</code>: DCSS + MIPI-DSI + HDMI adapter. • <code>imx8mq-evk-dcss-rm67191.dtb</code>: DCSS + MIPI-DSI + RM67191 MX8-DSI-OLED1 panel. • <code>imx8mq-evk-dcss-rm67199.dtb</code>: DCSS+MIPI-DSI+ RM67199 MX8-DSI-OLED1A panel. • <code>imx8mq-evk-lcdif-rm67191.dtb</code>: LCDIF+MIPI-DSI+ RM67191 MX8-DSI-OLED1 panel. • <code>imx8mq-evk-lcdif-rm67199.dtb</code>: LCDIF+MIPI-DSI+ RM67199 MX8-DSI-OLED1A panel. • <code>imx8mq-evk-dual-display.dtb</code>: Dual-display-to-HDMI and MIPI-to-HDMI adapter. • <code>imx8mq-evk-dp.dtb</code>: Display Port support (Set <code>video_off=y</code> in U-Boot with onboard DP connector). • <code>imx8mq-evk-epd.dtb</code>: Embedded Display Port support. • <code>imx8mm-evk-rm67191.dtb</code>: RM67191 MX8-DSI-OLED1 panel. • <code>imx8mm-evk-rm67199.dtb</code>: RM67199 MX8-DSI-OLED1A panel. • <code>imx8mm-ddr4-evk-rm67191.dtb</code>: DDR4 EVK with RM67191 MX8-DSI-OLED1 panel. • <code>imx8mn-ddr4-evk-rm67191.dtb</code>: DDR4 EVK with RM67191 MX8-DSI-OLED1 panel. • <code>imx8mm-ddr4-evk-rm67199.dtb</code>: DDR4 EVK with RM67199 MX8-DSI-OLED1A panel.

Table continues on the next page...

Table 10. Kernel and device tree configurations (continued)

Kernel and device tree configuration	Description
	<ul style="list-style-type: none"> • <code>imx8mn-evk-rm67191.dtb</code>: LPDDR4 EVK with RM67191 MX8-DSI-OLED1 panel. • <code>imx8mn-ddr4-evk-rm67199.dtb</code>: DDR4 EVK with RM67199 MX8-DSI-OLED1A panel. • <code>imx8mn-evk-rm67199.dtb</code>: LPDDR4 EVK with RM67199 MX8-DSI-OLED1A panel. • <code>imx7d-sdb-epdc.dtb</code>: Pin conflict between HDMI and EPDC. Disable HDMI for EPDC. • <code>imx7d-sdb-reva-epdc.dtb</code>: Pin conflict between HDMI and EPDC. Disable HDMI for EPDC. • <code>imx7d-sdb-mipi-dsi.dtb</code>: Enable MIPI-DSI. • <code>imx7ulp-evk-mipi.dtb</code>: Enable MIPI-DSI.
eCSPI	<p>Enables eCSPI, which is disabled in the default DTB.</p> <ul style="list-style-type: none"> • <code>imx6dl-sabreauto-ecspi.dtb</code> • <code>imx6q-sabreauto-ecspi.dtb</code> • <code>imx6qp-sabreauto-ecspi.dtb</code>
eMMC	<p>The eMMC chip is DNP by default. This requires hardware modifications to burn the eMMC4.5 chip on the eMMC socket on uSDHC0 and connect eMMC signals as well as disconnect BOOT SD CARD slot signals.</p> <ul style="list-style-type: none"> • <code>imx6sx-sdb-emmc.dtb</code> • <code>imx7ulp-evk-emmc.dtb</code> • <code>imx6ulz-14x14-evk-emmc.dtb</code>
ENET2	<p>A second ENET port is supported with these device trees. Also the TJA1100 daughter cord enabled a 2nd Ethernet port enabled with TJA device trees listed below:</p> <ul style="list-style-type: none"> • <code>imx8qxp-mek-enet2.dtb</code>: Supports ENET port on base boards. • <code>imx8qxp-mek-enet2-tja1100.dtb</code>: ENET2 uses TJA1100 Ethernet PHY. • <code>imx8qm-mek-enet2-tja1100.dtb</code>: ENET2 uses TJA1100 Ethernet PHY.
Enetirq	<p>An example to demonstrate GPIO6 workaround for the bug where only the ENET wake-up interrupt request can wake the system from Wait mode. Since the pad GPIO6 is used by I2C3 on the board, these device trees have I2C3 disabled to enable this workaround.</p> <ul style="list-style-type: none"> • <code>imx6q-sabresd-enetirq.dtb</code> • <code>imx6dl-sabresd-enetirq.dtb</code> • <code>imx6dl-sabreauto-enetirq.dtb</code> • <code>imx6q-sabreauto-enetirq.dtb</code>

Table continues on the next page...

Table 10. Kernel and device tree configurations (continued)

Kernel and device tree configuration	Description
Flexcan1	<p>Enables flexcan1, which is disabled by default in standard DTB file due to pin conflicts with FEC.</p> <ul style="list-style-type: none"> • imx6q-sabreauto-flexcan1.dtb • imx6dl-sabreauto-flexcan1.dtb • imx6qp-sabreauto-flexcan1.dtb
Flexcan2	<p>Enables flexcan2 which is disabled by default in standard DTB.</p> <ul style="list-style-type: none"> • imx8mp-evk-flexcan2.dtb
GPMI and EIM_NOR	<p>Enables the GPMI and EIM-NOR. Due to pin conflicts, the GPMI and EIM-NOR are disabled by default. See the device tree file for more details:</p> <ul style="list-style-type: none"> • imx6dl-sabreauto-gpmi-weim.dtb • imx6q-sabreauto-gpmi-weim.dtb • imx6qp-sabreauto-gpmi-weim.dtb • imx7d-sdb-gpmi-weim.dtb, imx7d-sdb-reva-gpmi-weim.dtb • imx6ulz-14x14-evk-gpmi-weim.dtb
HDCP	<p>Enables the HDMI-HDCP feature. This avoids the pin conflict between the I2C2 and HDCP-DDC pins.</p> <ul style="list-style-type: none"> • imx6q-sabresd-hdcp.dtb • imx6dl-sabresd-hdcp.dtb • imx6qp-sabresd-hdcp.dtb
Hypervisor Jailhouse	<p>Enables the Jailhouse Hypervisor device trees.</p> <ul style="list-style-type: none"> • imx8qxp-mek-root.dtb: DTB for root-cell • imx8qxp-mek-inmate.dtb: DTB for the inmate cell • imx8qm-mek-root.dtb: DTB for root-cell • imx8qm-mek-inmate.dtb: DTB for the inmate cell • imx8mq-evk-root.dtb: DTB for root-cell • imx8mq-evk-inmate.dtb: DTB for the inmate cell • imx8mm-evk-root.dtb: DTB for root-cell • imx8mm-evk-inmate.dtb: DTB for the inmate cell • imx8mq-evk-root.dtb: Supports Jailhouse hypervisor • imx8mm-evk-root.dtb: Supports Jailhouse hypervisor • imx8mn-evk-root.dtb: Supports Jailhouse hypervisor • imx8mn-evk-inmate.dtb: DTB for the inmate cell • imx8mp-evk-inmate.dtb: DTB for the inmate cell

Table continues on the next page...

Table 10. Kernel and device tree configurations (continued)

Kernel and device tree configuration	Description
	<ul style="list-style-type: none"> • <code>imx8mp-evk-root.dtb</code>: DTB for root-cell • <code>imx8dxl-evk-root.dtb</code>: DTB for root-cell • <code>imx8dxl-evk-inmate</code>: DTB for inmate cell
Hypervisor Xen	<p>Enables the Xen Hypervisor device trees</p> <ul style="list-style-type: none"> • <code>imx8qxp-mek-dom0.dtb</code>: Xen Linux guest Linux DTB file. • <code>imx8qm-mek-dom0.dtb</code>: Supports Xen hypervisor dom0. • <code>imx8qm-mek-dom0-dpu2.dtb</code>: Supports the Xen hypervisor dom0 dpu2. • <code>imx8qm-mek-domu.dtb</code>: Supports Xen hypervisor domu. • <code>imx8qm-mek-domu-dpu1.dtb</code>: Supports Xen hypervisor domu-dpu1. • <code>imx8qm-mek-domu-dpu1-hdmi.dtb</code>: Supports the Xen hypervisor domu-dpu1-hdmi.
LDO	<p>In standard DTB file, the LDO bypass is enabled. Therefore, to use LDO device trees on configurations with CPU@1.2GHz, which does not support LDO bypass mode, it is important to enable LDO. The LDO is enabled in the following DTB files:</p> <ul style="list-style-type: none"> • <code>imx6q-sabresd-ldo.dtb</code> • <code>imx6qp-sabresd-ldo.dtb</code> • <code>imx6ul-9x9-evk-ldo.dtb</code> • <code>imx6dl-sabresd-ldo.dtb</code> • <code>imx6sx-sdb-ldo.dtb</code>, <code>imx6sx-sdb-reva-ldo.dtb</code>
LP UART	<p>Enables LPUART.</p> <ul style="list-style-type: none"> • <code>imx7ulp-evk-lpuart.dtb</code>
Multi-Core, M4 and RPMSG	<p>Enables the M-Core and RPMSG</p> <ul style="list-style-type: none"> • <code>imx8mp-evk-rpmsg.dtb</code>: RPMSG. • <code>imx8dxl-evk-rpmsg</code>: RPMSG. • <code>imx8qxp-c0-mek-rpmsg</code> and <code>imx8qxp-mek-rpmsg</code> with RPMSG • <code>imx8qxp-mek-rpmsg.dtb</code>: Supports partition reset, RPMSG audio codec on Cortex-M4, and supports the LVDS-HDMI or MIPI-DSI-HDMI display with the LVDS-HDMI or MIPI-DSI-HDMI converts. This requires the <code>flash.bin</code> to include the Cortex-M4 image. • <code>imx8qm-mek-rpmsg.dtb</code>: Supports partition reset, and supports the LVDS-HDMI or MIPI-DSI-HDMI display with the LVDS-HDMI or MIPI-DSI-HDMI converts. This requires <code>flash.bin</code> to include the Cortex-M4 image. • <code>imx8qm-mek_ca53.dtb</code>: Supports four CortexA53 cores only. • <code>imx8qm-mek_ca72.dtb</code>: Supports two Cortex-A72 cores only. You need to build the special boot image through the <code>imx-mkimage</code> tools, and select the <code>flash_ca72</code> build target.

Table continues on the next page...

Table 10. Kernel and device tree configurations (continued)

Kernel and device tree configuration	Description
	<ul style="list-style-type: none"> • <code>imx8qm-mek-enet2-tja1100.dtb</code>: Supports the tja1100 ENET daughter card. • <code>imx8mq-evk-rpmsg.dtb</code>: RPMSG. • <code>imx8mm-evk-rpmsg.dtb</code>: RPMSG. • <code>imx8mn-evk-rpmsg.dtb</code> and <code>imx8mn-ddr4-evk-rpmsg.dtb</code>: RPMSG. • <code>imx6sx-sdb-m4.dtb</code>: Disables the access of ADC 1 and 2, FlexCAN 1 and 2, I2C3, UART 2 and QSPI 2 from Cortex-A processor when Arm Cortex-M4 processor is running. • <code>imx6sx-sabreauto-m4.dtb</code>: Disables the access of ADC 1 and 2, FlexCAN 1 and 2, I2C3, UART 2 and QSPI 2 from Cortex-A processor when Arm Cortex-M4 processor is running. • <code>imx7d-sdb-m4.dtb</code>: Disables the access of ADC 1 and 2, FlexCAN 1 and 2, I2C3, UART 2, and QSPI 2 from Cortex-A processor when Arm Cortex-M4 processor is running. • <code>imx8qxp-mek-sof-wm8960.dtb</code>, <code>imx8qm-mek-sof-wm8960.dtb</code>: Enables playback/record using Sound Open Firmware for HiFi4 DSP with WM8960 codec. • <code>imx8qm-mek-sof-cs42888.dtb</code>, <code>imx8qm-mek-sof-cs42888.dtb</code>: Enables playback/record using Sound Open Firmware for HiFi4 DSP with CS42888 codec. <p>On i.MX 8QuadMax and 8QuadXPlus, multiple partitions are supported. Due to the board design, <code>flash.bin</code> and the DTB need to be matched. If <code>flash.bin</code> includes the Cortex-M4 partition, use <code>x-rpmsg.dtb</code>.</p>
Qspi	<p>Enables DDR Quad mode for Macronix QSPI chip mx25l51245g by setting Quad bit in status register.</p> <ul style="list-style-type: none"> • <code>imx7-sdb-qspi.dtb</code>, <code>imx7-sdb-reva-qspi.dtb</code> • <code>imx7ulp-evk-qspi.dtb</code>
SD1	<p>Enables sd1 on uSDHC1 on the base board.</p> <ul style="list-style-type: none"> • <code>imx7ulp-sd1.dtb</code>
Touch	<p>Adds tsc2046 touch screen controller support. Because the pin PENIRQ of tsc2046 conflicts with the interrupt pin of HDMI, this disables the HDMI.</p> <ul style="list-style-type: none"> • <code>imx7-sdb-reva-touch.dtb</code>
USB	<p>Enables USB certification for i.MX 6UltraLite.</p> <ul style="list-style-type: none"> • <code>imx6ul-14x14-evk-usb-certi.dtb</code>
DPDK	<p><code>imx8mm-evk-dpdk.dtb</code>: DTB file to export FEC Ethernet port to Userspace DPDK “enetfec” driver.</p>

5.3 Kernel boot parameters

Depending on the booting or usage scenario, you may need different kernel boot parameters.

The following table describes different boot parameters.

To force the i.MX 6SABRE-AI board to disable SMP to remove overhead, add boot parameters `nosmp`. Disabling `CONFIG_SMP` configuration can remove further overhead for single core.

Table 11. Common kernel boot parameters

Kernel parameter	Description	Typical value	Used when
<code>console</code>	Where to output the kernel logging by <code>printk</code> .	For i.MX 6 SABRE-SD, <code>console=ttymxc0, 115200</code> For i.MX 6 SABRE-AI, <code>console=ttymxc3, 115200</code> For i.MX 7ULP, <code>console=ttylp0, 115200</code> For i.MX 8QuadMax, <code>console=ttylp0, 115200 earlycon</code>	All use cases
<code>nosmp</code>	A command-line option of <code>nosmp</code> disables SMP activation entirely.	<code>nosmp</code>	<code>CONFIG_SMP</code> is defined. Use this to disable SMP activation. SMP is activated by default through the <code>CONFIG_SMP</code> configuration.
<code>ip</code>	Tells the kernel how or whether to get an IP address.	<code>ip=none</code> <code>ip=dhcp</code> <code>ip=static_ip_address</code>	<code>ip=dhcp</code> or <code>ip=static_ip_address</code> is mandatory in boot from TFTP/NFS.
<code>nfsroot</code>	Location of the NFS server/directory.	<code>nfsroot=<ip_address>:<rootfs path></code>	Used in "boot from tftp/NFS" together with <code>root=/dev/nfs</code> .
<code>root</code>	Location of the root file system.	<code>root=/dev/nfs</code> or <code>root=/dev/mmcblk0p2</code>	Used in "boot from tftp/NFS" (that is, <code>root=/dev/nfs</code>); Used in "boot from SD" (that is, <code>root=/dev/mmcblk0p2</code>). <code>root</code> is set by default by U-Boot to the SD/MMC slot that U-Boot is booting from.
<code>rootfstype</code>	Indicates the file system type of the root file system.	<code>rootfstype=ext4</code>	Used in "boot from SD" together with "root=/dev/mmcblkXpY" (X is the MMC device number while Y is the rootfs partition number.)
<code>rootwait</code>	Waits (indefinitely) for the root device to show up.	<code>rootwait</code>	Used when mounting SD root file system.
<code>mem</code>	Tells the kernel how much memory can be used.	None or <code>mem=864M</code>	Note: <code>MemTotal-<mem> - <gpu_memory></code> is reserved.

Table continues on the next page...

Table 11. Common kernel boot parameters (continued)

Kernel parameter	Description	Typical value	Used when
max17135	Configures the maximum of 17135 EPD PMIC pass number and VCOM voltage.	max17135:pass=[pass_num], vcom=[vcom_uV] For 7D-SABRE-SD (EPDC panel upgrade to DC4): max17135:pass=2, vcom=-2370000	Used when enabling EPDC. pass_num should equal 2 for all IMXEBOOKDC2 cards. vcom_uV, in microvolts, should be equal to the value printed on the cable connector that is attached the E Ink panel being used.
fec.macaddr	Tells the Ethernet MAC address.	fec.macaddr=0x00, 0x04, 0x9f, 0x01, 0x30, 0x05	Changes the FEC MAC address.
maxcpus	[SMP] Maximum number of processors that SMP kernel should use.	maxcpus=1	maxcpus=n : n >= 0 limits the kernel to using 'n' processors. n=0 is a special situation. It is equivalent to nosmp.
epdc	Enables EPDC.	video=mxcepdcfb:E060SCM, bpp=16 For 7D-SABRE-SD (EPDC panel upgrade to DC4): video=mxcepdcfb:ED060XC8	Adds to kernel options only if E Ink is the primary display panel. If other display panel is primary, this option may result in a pixel clock conflict and improper display function.
video on 6SABRE-SD	Tells the kernel/driver which resolution/depth and refresh rate should be used for display port 0 or 1. See the parameter information under Documentation/fb/modedb.txt. Tells the kernel/driver which IPU display interface format should be used.	<ol style="list-style-type: none"> video=mxcfb0:dev=hdmi, 1920x1080M@60, if=RGB24 video=mxcfb1:dev=ldb, if=RGB666 video=mxcfb0:dev=ldb, if=RGB666 video=mxcfb1:dev=hdmi, 1920x1080M@60, if=RGB24 video=mxcfb0:dev=hdmi, 1920x1080M@60, if=RGB24 video=mxcfb0:dev=ldb, if=RGB666 video=mxcfb0:dev=lcd, CLAA-WVGA, if=RGB656 video=mxcfb0:dev=mipi_dsi, TRULY-WVGA, if=RGB24 	<ol style="list-style-type: none"> Used when primarily displaying on HDMI with 1080P60 mode. Secondly displaying on LVDS with XGA mode. Used when primarily displaying on LVDS with XGA mode. Secondly displaying on HDMI with 1080P60 mode. Used when primary displaying on HDMI with 1080P60 mode. Used when primary displaying on the HannStar LVDS1. Used when primary displaying on the CLAA-WVGA dumb parallel LCD panel. Used when primary displaying on the TRULY-WVGA MIPI DSI LCD panel. <p>NOTE: GBR24/RGB565/YUV444 represents the display HW interface format. Typical values for certain different display devices are as follows: TVOUT: YUV444 VGA: GBR24</p>

Table continues on the next page...

Table 11. Common kernel boot parameters (continued)

Kernel parameter	Description	Typical value	Used when
			HDMI&DVI: RGB24 CLAA WVGA LCD: RGB565 Typical values for dev= are shown as follows: lcd: LCD interface ldb: LVDS hdmi: HDMI on-chip or sii902x dvi: DVI port vga: VGA through TVE tve: TVOUT
video on 6SABRE-AI	<p>Tells the kernel/driver which resolution/depth and refresh rate should be used for display port 0 or 1.</p> <p>See the parameter information under Documentation/fb/modedb.txt.</p> <p>Tells the kernel/driver which IPU display interface format should be used.</p>	<ol style="list-style-type: none"> video=mxcfb0:dev=hdmi, 1920x1080M@60, if=RGB24video=mxcfb1:dev=ldb, if=RGB666 video=mxcfb0:dev=ldb, if=RGB666 video=mxcfb1:dev=hdmi, 1920x1080M@60, if=RGB24 video=mxcfb0:dev=hdmi, 1920x1080M@60, if=RGB24 video=mxcfb0:dev=ldb, if=RGB666 video=mxcfb0:dev=hdmi, 1920x1080M@60, if=RGB24 	<ol style="list-style-type: none"> Used when primarily displaying on HDMI with 1080P60 mode. Secondly displaying on LVDS with XGA mode. Used when primarily displaying on LVDS with XGA mode. Secondly displaying on HDMI with 1080P60 mode. Used when primary displaying on HDMI with 1080P60 mode. Used when primary displaying on the HannStar LVDS0. Used when enabling HDMI 1080P60 mode and LVDS0. To enable second display, <code>run echo 0 > /sys/class/graphics/fb2/blank.</code> <p>NOTE: GBR24/RGB565/YUV444 represents the display HW interface format. Typical values for certain different display devices are shown as follows:</p> <p>TVOUT: YUV444 VGA: GBR24 HDMI&DVI: RGB24 CLAA WVGA LCD: RGB565</p> <p>Typical values for dev= are shown below:</p>

Table continues on the next page...

Table 11. Common kernel boot parameters (continued)

Kernel parameter	Description	Typical value	Used when
			lcd: LCD interface ldb: LVDS hdmi: HDMI on-chip or sii902x dvi: DVI port vga: VGA through TVE tve: TVOUT
video on 7D SABRE-SD	Tells the ELCDIF FB driver which LCD panel is in use and which bpp should be used for the Frame Buffer.	video=mxcfb0:dev=mipi_dsi,TRULY-WVGA,if=RGB24	Used when primary displaying on the TRULY-WVGA MIPI DSI LCD panel.
dmfc	Tells the kernel/driver how to set the IPU DMFC segment size.	None Or dmfc=3	dmfc=1 means DMFC_HIGH_RESOLUTION_DC. dmfc=2 means DMFC_HIGH_RESOLUTION_DP. dmfc=3 means DMFC_HIGH_RESOLUTION_ONLY_DP. DMFC_HIGH_RESOLUTION_ONLY_DP can only be set by the command line. It is recommended to set this when no IPU connects the two panels. When it is set, each IPU can only connect one panel.
mtdparts on 6SABRE-AI	Tells the kernel MTD partition information.	mtdparts=gpmi-nand:16m (boot), 16m (kernel), 1024m (rootfs), - (user)	When to enable NAND. The partition: 16m (boot), 16m (kernel), 1024m (rootfs) is an example. You can change it according to your needs.
UART clock from OSC for 6SoloX low power idle and scenario of Linux OS and FreeRTOS running together	Chooses the UART's clock parent.	uart_from_osc	This is necessary for low power idle and all use cases with the FreeRTOS running on Arm Cortex-M4 processor. When setting this parameter, UART sources clock from OSC instead of PLL3_80M, and then all PLLs can be off in low power idle.
transparent_hugepage	Controls the default behavior of the system with respect to transparent	always, madvise, never	THP has big impact for the CMA allocation that cannot be isolated from the CMA region, which leads to CMA allocation failure under some

Table continues on the next page...

Table 11. Common kernel boot parameters (continued)

Kernel parameter	Description	Typical value	Used when
	hugepages. See Documentation/admin-guide/kernel-parameters.txt for details.		conditions. Users can disable the THP by this kernel command line by setting it to <code>never</code> or <code>madvise</code> according to system requirement.

NOTE

For full command line list, see kernel source tree [Documentation/Kernel-parameter.txt](#).

6 Known Issues/Limitations

Read through all hardware-related reference material and ensure that the necessary hardware modifications are made before using the software.

The following tables list some key known issues.

Table 12. Known issues and workarounds for i.MX 6 Family SoC

SoC	Module	Source	Description	Workaround
All	Kernel/BSP	Software	After getting IP address for WLAN 0, the Ethernet is down and loses IP address with the SD card image.	Use <code>connmanctl</code> to set up WLAN 0 instead of directly calling UDHCPD. See https://wiki.archlinux.org/index.php/ConnMan#Wi-Fi .
i.MX 6SoloX	HWRNG	Software	HWRNG performance drops by 84.6% after suspending/resuming.	It will be fixed in next release.

Table 13. Known issues and workarounds for i.MX 7 Family SoC

SoC	Module	Source	Description	Workaround
i.MX 7 family and i.MX 8 family	Kernel/BSP	Software	After getting IP address for WLAN 0, the Ethernet is down and loses IP address with the SD card image.	Use <code>connmanctl</code> to set up WLAN 0 instead of directly calling UDHCPD. See https://wiki.archlinux.org/index.php/ConnMan#Wi-Fi .

Table 14. Known issues and workarounds for i.MX 8 Family SoC

SoC	Module	Source	Description	Workaround
i.MX 8M Nano	ONNX	Software	<code>onnx_test_runner</code> with <code>inception_v4_299</code> meets GPU core hanging when testing with <code>vsi_npu</code> execution provider.	It will be fixed in next release.

Table continues on the next page...

Table 14. Known issues and workarounds for i.MX 8 Family SoC (continued)

SoC	Module	Source	Description	Workaround
i.MX 8DXL	OP-TEE	Software	OP-TEE does not work on Rev. A1.	This is due to Rev.A1 LSIO software workaround. It will be fixed in next release.
i.MX 8DXL	Kernel/BSP	Software	System suspends/resumes hang-up if <code>init_debug=yes</code> and the USB cable is kept connected after UUU burns image to SD/eMMC.	It will be fixed in next release.
i.MX 8QuadMax	Kernel/BSP	Software	RTC Kernel hangs during the suspend resume stress test.	Use a longer wake-up time.
i.MX 8M Plus	PCIe	Software	When PCIe is supported, there is no EP (end point) device connected on the PCIe port.	Add <code>pcie_cz_enabled=yes</code> to the kernel command line. The PCIe clocks and power supplies should be kept on. Refer to the workaround of one erratum (Erratum ERR051128).
i.MX 8ULP	Bootloader	Software	The eMMC fastboot does not support warm reboot. eMMC fastboot only supports 4 bit SDR setting.	It will be fixed in in i.MX 8ULP A1 part.
i.MX 8ULP	SOF	Software	SOF only supports 8K Sample rate.	It is a limitation.
i.MX 8QuadMax	Kernel	Software	The kernel is not compiled with the proper options for HDMI-RX.	It will be fixed in next release. More about it: https://community.nxp.com/t5/i-MX-Processors-Knowledge-Base/i-mx8qm-HDMI-RX/ta-p/1111058 .
i.MX 8M Mini, 8M Nano, 8M Plus	Low power audio playback with Cortex-M core	Software	As the LPA needs large buffer size, which exceeds the default size in ALSA, the LPA sound card probe fails with the default boot command.	Add the parameter <code>snd_pcm.max_alloc_per_card=134217728</code> in boot command when booting with <code>*-rpsmsg.dtb</code> on these platforms.
i.MX 8QuadMax/8QuadXPlus	Display	Software	Call trace appears with DRM mode setting suspend resume test.	It will be fixed in next release.

7 Multimedia

This chapter provides the information on the 4.6.4 multimedia component of the BSP.

The GStreamer version in this release is 1.18.0.

7.1 i.MX GStreamer plugins

Table 15. i.MX GStreamer 1.0 plugins

Plugin	Features
Demux	<p>aiurdemux: aiur universal demuxer plugin supporting</p> <p>Supports AVI, MKV, MP4, MPEG2, ASF, OGG, FLV, WebM, RMVB</p> <p>spdifdemux: Parses IEC937 file into compressed audio</p>
Audio decoder	<p>beepdec: unified audio decoder plugin</p> <p>Supports MP3, AAC, AAC+, WMA, AC3, Vorbis, DD+, AMR, RA</p>
Audio encoder	<p>lamemp3enc: MP3 encoder plugin</p>
Video decoder	<p>i.MX 6 family:</p> <ul style="list-style-type: none"> • vpudec: VPU-based video decoder plugin <p>i.MX 8QuadXPlus or 8QuadMax:</p> <ul style="list-style-type: none"> • v412h265dec: V4L2 H.265 Decoder • v412h264dec: V4L2 H.264 Decoder • v412mpeg4dec: V4L2 MPEG4 Decoder • v412xviddec: V4L2 XVID Decoder • v412mpeg2dec: V4L2 MPEG2 Decoder • v412vc1dec: V4L2 VC1 Decoder • v412h263dec: V4L2 H.263 Decoder • v412vp6dec: V4L2 VP6 Decoder • v412vp8dec: V4L2 VP8 Decoder • v412rvdec: V4L2 RMVB Decoder • v412spkdec: V4L2 SPK Decoder • v412jpegdec: V4L2 JPEG Decode • v412video1jpegdec: V4L2 JPEG Decoder <p>i.MX 8M Mini and i.MX 8M Plus:</p> <ul style="list-style-type: none"> • v412h265dec: V4L2 H.265 Decoder • v412h264dec: V4L2 H.264 Decoder • v412vp8dec: V4L2 VP8 Decoder • v412vp9dec: V4L2 VP9 Decoder <p>i.MX 8M Quad:</p> <ul style="list-style-type: none"> • v412h263dec: V4L2 H.263 Decoder • v412h264dec: V4L2 H.264 Decoder • v412h265dec: V4L2 H.265 Decoder • v412mpeg4dec: V4L2 MPEG4 Decoder

Table continues on the next page...

Table 15. i.MX GStreamer 1.0 plugins (continued)

Plugin	Features
	<ul style="list-style-type: none"> v4l2mpeg2dec: V4L2 MPEG2 Decoder v4l2jpegdec: V4L2 JPEG Decode v4l2avsdec: V4L2 AVS Decode v4l2vp8dec: V4L2 VP8 Decoder v4l2vp9dec: V4L2 VP9 Decoder v4l2rvdec: V4L2 RMVB Decoder v4l2vc1dec: V4L2 VC1 Decoder <p>i.MX all:</p> <ul style="list-style-type: none"> Software video decoder plugins: uses <code>gst-libav</code> plugins
Video encoder	<p>i.MX 8M Plus:</p> <ul style="list-style-type: none"> v4l2h264enc: VPU-based AVC/H264 video encoder v4l2h265enc: VPU-based HEVC video encoder <p>i.MX 8M Mini:</p> <ul style="list-style-type: none"> v4l2h264enc: VPU-based AVC/H.264 video encoder v4l2vp8enc: VPU-based VP8 video encoder <p>i.MX 8QuadXPlus or 8QuadMax:</p> <ul style="list-style-type: none"> v4l2h264enc: V4L2 H.264 encoder v4l2jpegenc: V4L2 JPEG Encoder <p>i.MX 6 family:</p> <ul style="list-style-type: none"> vpuenc_h264: VPU-based AVC/H.264 video encoder vpuenc_h263: VPU-based H.263 video encoder vpuenc_mpeg4: VPU-based MPEG4 video encoder vpuenc_jpeg: VPU-based JPEG video encoder
Audio Source	<p>pulsesrc: PulseAudio Audio Source</p> <p>Note: The default audio source may not be the expected one. You can set the desired default one:</p> <pre>pactl list sources pacmd set-default-source {source number}</pre>
Audio Render	<p>pulsesink: PulseAudio Audio Sink</p> <p>Note: The default audio sink may not be the expected one. You can set the desired default one:</p> <pre>pactl list sinks pacmd set-default-sink {sink number}</pre>

Table continues on the next page...

Table 15. i.MX GStreamer 1.0 plugins (continued)

Plugin	Features
Video render	<p>i.MX 8 family:</p> <ul style="list-style-type: none"> • <code>waylandsink</code>: video sink based on Wayland interfaces <p>i.MX 8M:</p> <ul style="list-style-type: none"> • <code>kmssink</code>: video sink based on the DCSS KMS driver, only for the second display in dual-display case <p>i.MX 6 Family:</p> <ul style="list-style-type: none"> • <code>overlaysink</code>: G2D-based video sink plugin • <code>imxv4l2sink</code>: V4L2-based video sink plugin <p>i.MX with GPU3D:</p> <ul style="list-style-type: none"> • <code>glimagesink</code>: video sink based on EGL
Video source	<p>i.MX 8 Family:</p> <ul style="list-style-type: none"> • <code>v4l2src</code>: V4L2-based camera source plugin <p>i.MX 6 Family:</p> <ul style="list-style-type: none"> • <code>imxv4l2src</code>: V4L2-based camera source plugin
Video convert	<p>i.MX 2D hardware based video convert plugins to perform video color space conversion, resize, rotate, and so on.</p> <ul style="list-style-type: none"> • <code>imxvideoconvert_g2d</code>: GPU2D-based video convert plugin • <code>imxvideoconvert_ipu</code>: IPU-based video convert plugin • <code>imxvideoconvert_pxp</code>: PXP-based video convert plugin
Video compositor	<p>i.MX 2D hardware based video compositor plugins can compose multiple videos into one, support color space conversion, resize, rotate, alpha, z-order, and keep aspect ratio feature at the same time while composition.</p> <ul style="list-style-type: none"> • <code>imxcompositor_g2d</code>: GPU2D-based video compositor plugin • <code>imxcompositor_ipu</code>: IPU-based video compositor plugin • <code>imxcompositor_pxp</code>: PXP-based video compositor plugin
OpenGL (ES) Plugins	<ul style="list-style-type: none"> • <code>gleffects</code>: GL Shading Language effects plugin • <code>gldeinterlace</code>: video deinterlacing based on shaders • <code>glvideomixer</code>: compositing multiple videos together • <code>glcolorconvert</code>: video color space convert based on shaders • <code>glcolorbalance</code>: adjusting brightness, contrast, hue, and saturation on a video stream

NOTE

- To support WMA, AAC+, and RA decoding, install separate packages.
- `vpudec` plugins are only for SoCs with the VPU hardware.
- Enable video framebuffer compression (DTRC) by using: `kmssink force-hantrotile=true`.

7.2 i.MX playback example

i.MX provides an example gplay-1.0 application based on GStreamer's high-level API GstPlayer. The example provides the following functions.

Table 16. i.MX playback engine example

Function	Feature
Playback	<ul style="list-style-type: none"> • Play, Stop • Pause, Resume • Fast seek, Accurate seek • Playback rate control (fast forward, fast rewind, slow forward)
Media Info	<ul style="list-style-type: none"> • Media metadata (artist, year, etc.) • Video Thumbnail • Audio Album Art
Subtitle	<ul style="list-style-type: none"> • Supports internal and external subtitle
Track Selection	<ul style="list-style-type: none"> • Audio Track Selection • Video Track Selection • Subtitle Selection
Display Control	<ul style="list-style-type: none"> • Resize

7.3 i.MX recording engine API

i.MX provides a high-level API set for camera-related applications based on the GStreamer framework. This API set is based on the camerabin, which is from the gst-plugins-bad package.

This API can be found at `gst1.0-fsl-plugin/tools/grecorder/recorder_engine.h`.

This API is only supported in i.MX 6 and i.MX 8 platforms, which have a VPU hardware encoder.

This API set can provide the following functions.

Table 17. Recording engine functions

Function	Feature
Image capture	Captures images from the camera with different resolutions and saves them to JPEG files.
Video recording	Records audio and video into various file formats, supporting (MP3) x (H.264, MPEG4, H.263, MJPEG, HEVC, VP8) x (MP4, MKV, AVI, FLV, TS).
Meta data	Adds the time and date information to the captured image or recorded video.
Endless recording	Records to multiple file segments and specifies the total file segment count and each file's maximum size. It can record a file endlessly, saving to file segments in a loop. This function can only work with the TS file format.
Web camera	Records audio and video, and sends them out through RTP. This function can only work with the TS file format.

Table continues on the next page...

Table 17. Recording engine functions (continued)

Function	Feature
Graphic effect	Supports adding the graphic effect in the video and record into the file.
Device selection	Supports selecting different camera and audio sources.

NOTE

This recording engine is only available in platforms with VPU.

7.4 Multimedia feature matrix

This section provides feature matrix details of various codecs used for playback.

7.4.1 Parser/Demuxer specifications

The demuxer support of a particular audio or video type requires the availability of the codec.

Table 18. Parser/Demuxer supported audio/video

	Demuxer feature	ASF	AVI	MP4	OGG	FLV	MPG2	MKV	RMVB
Video	H264	-	Y	Y	-	Y	Y	Y	-
	MPEG2	-	Y	-	-	-	Y	Y	-
	MPEG4	Y	Y	Y	-	-	-	Y	-
	H263	-	Y	Y	-	Y	-	Y	-
	MJPEG	-	Y	Y	-	-	-	Y	-
	VC1	Y	Y	-	-	-	-	Y	-
	DivX	Y	Y	Y	-	-	-	Y	-
	Xvid	-	Y	-	-	-	-	Y	-
	VP8	-	-	-	-	-	-	Y	-
	VP6	-	-	-	-	-	Y	-	Y
	Theora	-	-	-	Y	-	-	-	-
RV	-	-	-	-	-	-	-	Y	Y
Audio	AAC	-	Y	Y	-	Y	Y	Y	Y
	MP3	Y	Y	Y	-	Y	Y	Y	-
	WMA	Y	Y	-	-	-	-	Y	-
	AC3	-	Y	Y	-	-	Y	Y	-
	PCM/ADPCM	Y	Y	Y	-	Y	Y	Y	-
	AMR	-	-	Y	-	-	-	Y	-
	Vorbis	-	Y	Y	Y	-	-	Y	-
	SPEEX	-	-	-	Y	Y	-	Y	-
	DTS	-	-	-	-	-	Y	Y	-

Table continues on the next page...

Table 18. Parser/Demuxer supported audio/video (continued)

	Demuxer feature	ASF	AVI	MP4	OGG	FLV	MPG2	MKV	RMVB
	FLAC	-	-	-	Y	-	-	Y	-
	DD+	Y	-	Y	-	-	Y	Y	-
	RA	-	-	-	-	-	-	-	Y

7.4.2 Video codec specifications

The tables in this section show the video codec specifications with and without VPU acceleration. Check Section [BSP Supported Features](#) to determine if your board supports VPU with software decoder.

Table 19. Video codec specification for hardware with VPU acceleration

	Format	Platform	Profile	Min. resolution	Max. resolution	Frame rate	Bitrate	Comment
Video Decoder	HEVC	i.MX 8M Quad	main/main 10	144 x 144	4096 x 2304	60 fps	160 Mbps	-
		i.MX 8M Plus i.MX 8M Mini	main/main 10	144 x 144	1920 x 1080	60 fps	100 Mbps	-
		i.MX 8QuadXPlus	main	144 x 144	4096 x 2160	30 fps	100 Mbps	-
		i.MX 8QuadMax	main	144 x 144	4096 x 2160	60 fps	100 Mbps	-
	H.264	i.MX 8M Quad	HP/MP/BP	48 x 48	4096 x 2304	30 fps	60 Mbps	-
		i.MX 8M Plus i.MX 8M Mini	HP/MP/BP	48 x 48	1920 x 1080	60 fps	60 Mbps	-
		i.MX 8QuadXPlus	HP/MP/BP	64 x 64	4096 x 2160	30 fps	50 Mbps	-
		i.MX 8QuadMax	HP/MP/BP	64 x 64	4096 x 2160	30 fps	50 Mbps	-
		i.MX 6	HP/MP/BP	64 x 64	1920 x 1080	60 fps	50 Mbps	-
	VP9	i.MX 8M Quad	profile 0, 2	144 x 144	4096 x 2304	60 fps	100 Mbps	-
		i.MX 8M Plus i.MX 8M Mini	profile 0, 2	144 x 144	1920 x 1080	60 fps	100 Mbps	-
	VP8	i.MX 8M Quad	-	48 x 48	1920 x 1080	60 fps	60 Mbps	-

Table continues on the next page...

Table 19. Video codec specification for hardware with VPU acceleration (continued)

Format	Platform	Profile	Min. resolution	Max. resolution	Frame rate	Bitrate	Comment	
	i.MX 8M Plus	-	48 x 48	1920 x 1080	60 fps	60 Mbps		
	i.MX 8M Mini	-						
	i.MX 8QuadXPlus	-	64 x 64	1920 x 1080	60 fps	60 Mbps	-	
	i.MX 8QuadMax		64 x 64	1920 x 1080	60 fps	60 Mbps	-	
	i.MX 6Quad	-	64 x 64	1920 x 1080	30 fps	20 Mbps	-	
	i.MX 6DualLite	-	64 x 64	1280 x 720	30 fps	20 Mbps	-	
	MPEG4/ XVID	i.MX 8M Quad	SP/ASP	48 x 48	1920 x 1080	60 fps	-	-
		i.MX 8QuadXPlus	SP/ASP	64 x 64	1920 x 1080	60 fps	-	-
		i.MX 8QuadMax	SP/ASP	64 x 64	1920 x 1080	60 fps	-	-
i.MX 6		SP/ASP	64 x 64	1920 x 1080	30 fps	40 Mbps	-	
MPEG2	i.MX 8M Quad	MP	48 x 48	1920 x 1080	60 fps	-	-	
	i.MX 8QuadXPlus	MP	64 x 64	1920 x 1080	60 fps	-	-	
	i.MX 8QuadMax	MP	64 x 64	1920 x 1080	60 fps	-	-	
	i.MX 6	MP	64 x 64	1920 x 1080	30 fps	50 Mbps	-	
H.263	i.MX 8M Quad	P3	48 x 48	1920 x 1080	60 fps	-	-	
	i.MX 8QuadXPlus	P0/P3	64 x 64	1920 x 1080	60 fps	-	-	
	i.MX 8QuadMax	P0/P3	64 x 64	1920 x 1080	60 fps	-	-	
	i.MX 6	P3	64 x 64	1920 x 1080	30 fps	20 Mbps	-	
VC1	i.MX 8M Quad	AP/MP/SP	48 x 48	1920 x 1080	60 fps	-	-	
	i.MX 8QuadXPlus	AP/MP/SP	64 x 64	1920 x 1080	60 fps	-	-	

Table continues on the next page...

Table 19. Video codec specification for hardware with VPU acceleration (continued)

	Format	Platform	Profile	Min. resolution	Max. resolution	Frame rate	Bitrate	Comment
		i.MX 8QuadMax	AP/MP/SP	64 x 64	1920 x 1080	60 fps	-	-
		i.MX 6	AP/MP/SP	64 x 64	1920 x 1080	30 fps	45 Mbps	-
	MJPEG	i.MX 8M Quad	-	48 x 48	1920 x 1080	60 fps	180 Mpixl	-
		i.MX 8QuadXPlus	-	64 x 64	1920 x 1080	60 fps	-	-
		i.MX 8QuadMax	-	64 x 64	1920 x 1080	60 fps	-	-
		i.MX 6	-	64 x 64	1920 x 1080	30 fps	120 Mpixl	-
	RV	i.MX 8M Quad	9	48 x 48	1920 x 1080	60 fps	-	-
		i.MX 8QuadXPlus	8/9/10	64 x 64	1920 x 1080	60 fps	-	-
		i.MX 8QuadMax	8/9/10	64 x 64	1920 x 1080	60 fps	-	-
		i.MX 6	8/9/10	64 x 64	1920 x 1080	30 fps	40 Mbps	-
	Sorenson Spark	i.MX 8QuadXPlus	-	64 x 64	1920 x 1080	60 fps	-	-
		i.MX 8QuadMax	-	64 x 64	1920 x 1080	60 fps	-	-
Video Encoder	H.264	i.MX 8M Plus	HP/MP/BP	144 x 144	1920 x 1080	60 fps	40 Mbps	-
		i.MX 8M Mini	HP/MP/BP	144 x 96	1920 x 1080	60 fps	40 Mbps	-
		i.MX 8QuadXPlus	HP/MP/BP	64 x 64	1920 x 1080	30 fps	-	-
		i.MX 8QuadMax	HP/MP/BP	64 x 64	1920 x 1080	30 fps	-	-
		i.MX 6	BP	64 x 64	1920 x 1080	30 fps	20 Mbps	-
	H.265	i.MX 8M Plus	main / main 10	136 x 136	1920 x 1080	60 fps	-	-
	VP8	i.MX 8M Mini	-	144 x 96	1920 x 1080	30 fps	60 Mbps	-

Table continues on the next page...

Table 19. Video codec specification for hardware with VPU acceleration (continued)

	Format	Platform	Profile	Min. resolution	Max. resolution	Frame rate	Bitrate	Comment
Software Video Decoder	-	i.MX All	-	-	According to system performance	According to system performance	According to system performance	Supported with FFmpeg

7.4.3 Audio codec specification

Table 20. Audio codec specification

	Platform	Feature/Profile	Feature/Profile	Channel	Sample rate (kHz)	Bit rate (kbps)	Comment
DSP Audio Decoder	i.MX 8M Plus	MP3	MPEG-1 (Layer-1/ Layer-2/ Layer-3)	stereo/mono	<= 48	32-448	-
	i.MX QuadXPlus		MPEG-2 (Layer-1/ Layer-2/ Layer-3)		<= 24	8-256	-
	i.MX 8QuadMax		MPEG-2.5 (Layer-3)		<= 12	8-160	-
	i.MX 8ULP						
	i.MX 8M Plus	AACLC	MPEG-2 AACLC	i.MX 8ULP: stereo/mono others: <=5.1	8-96	-	Bit rate depends on both the sample rate and the number of channels
	i.MX QuadXPlus		MPEG-4 AACLC				
	i.MX 8QuadMax						
	i.MX 8ULP						
	i.MX 8M Plus	Ogg Vorbis	q1 - q10	Stereo	8-192	<= 500	-
	i.MX QuadXPlus						
	i.MX 8QuadMax						
	i.MX 8M Plus	WMA STD	L1 @ QL1	stereo/mono	44.1	64-161	-
	i.MX QuadXPlus		L2 @ QL1		<= 48	<= 161	-
	i.MX 8QuadMax		L3 @ QL1		<= 48	<= 385	-

Table continues on the next page...

Table 20. Audio codec specification (continued)

	Platform	Feature/ Profile	Feature/ Profile	Channel	Sample rate (kHz)	Bit rate (kbps)	Comment
	i.MX 8M Plus i.MX QuadXPlus i.MX 8QuadMax	WMA Pro	M0a @ QL2	stereo/mono	<= 48	48-192	-
			M0b @ QL2	stereo/mono	<= 48	<= 192	-
			M1 @ QL2	<= 5.1	<= 48	<= 384	-
			M2 @ QL2	<= 5.1	<= 96	<= 768	-
			M3 @ QL2	<= 7.1	<= 96	<= 1500	-
	i.MX 8M Plus i.MX QuadXPlus i.MX 8QuadMax	WMA Lossless	N1	stereo/mono	<= 48	<= 3000	-
			N2	<=5.1	<= 96	<= 3000	-
			N3	<= 7.1	<= 96	<= 3000	-
	i.MX 8M Plus i.MX QuadXPlus i.MX 8QuadMax	AMR_NB	-	-	8	12.2, 10.2, 7.9, 7.4, 6.7, 5.9, 5.15, 4.75	-
		AMR_WB	-	-	16	23.85, 23.05, 19.85, 18.25, 15.85, 14.25, 12.65, 8.85, 6.6	-
Software Audio Decoder	i.MX All	MP3	MPEG-1 (Layer-1/ Layer-2/ Layer-3) MPEG-2 (Layer-1/ Layer-2/ Layer-3) MPEG-2.5 (Layer-3)	stereo/mono	<=48	8-448	-
		AACLC	MPEG-2 AACLC MPEG-4 AACLC	<=5.1	8-96	8-368	-
		HE-AAC	HE-AAC V1 HE-AAC V2	stereo/mono	8-96	Mono: 8-384 stereo: 16-768	-
		Ogg Vorbis	q1-q10	stereo	8-192	<= 500	-
		WMA STD	L1 @ QL1	stereo/mono	44.1	64-161	-
			L2 @ QL1		<= 48	<= 161	-

Table continues on the next page...

Table 20. Audio codec specification (continued)

	Platform	Feature/ Profile	Feature/ Profile	Channel	Sample rate (kHz)	Bit rate (kbps)	Comment
			L3 @ QL1		<= 48	<= 385	-
		WMA Pro	M0a @ QL2	stereo/mono	<= 48	48-192	-
			M0b @ QL2	stereo/mono	<= 48	<= 192	-
			M1 @ QL2	<= 5.1	<= 48	<= 384	-
			M2 @ QL2	<= 5.1	<= 96	<= 768	-
			WMA Pro	<= 7.1	<= 96	<= 1500	-
		WMA Lossless	N1	stereo/mono	<= 48	<= 3000	-
			N2	<=5.1	<= 96	<= 3000	-
			N3	<=7.1	<= 96	<= 3000	-
		RA	cook	stereo/mono	8, 11.025, 22.05, 44.1	-	-
		AMR_NB	-	-	8	12.2, 10.2, 7.9, 7.4, 6.7, 5.9, 5.15, 4.75	-
		AMR_WB	-	-	16	23.85, 23.05, 19.85, 18.25, 15.85, 14.25, 12.65, 8.85, 6.6	-
		BSAC	-	<=5.1	<=48	64 per channel	Core codec only

7.4.4 Speech codec specification

Table 21. Speech codec specification

	Feature	Sample rate	Bit rate (kbps)	H/W or S/W
Speech codec	G.711	8 kHz	64	S/W
	G.723.1	8 kHz	5.3, 6.3	S/W
	G.726	8 kHz	16, 24, 32, 40	S/W
	G.729ab	8 kHz	8	S/W
	AMR_NB	8 kHz	12.2, 10.2, 7.9, 7.4, 6.7, 5.9, 5.15, 4.75	S/W
	AMR_WB	16 kHz	23.85, 23.05, 19.85, 18.25, 15.85, 14.25, 12.65, 8.85, 6.6	S/W

7.4.5 Streaming protocol specification

Table 22. Streaming protocol specification

Protocol	Feature
HTTP/HTTPS	HTTP/HTTPS progressive streaming
RTSP	RTP, SDP
RTP/UDP	RTP/UDP MPEGTS streaming
HLS	HTTP live streaming
MPEG-DASH	MPEG Dynamic Adaptive Streaming over HTTP

7.4.6 RTSP streaming server specification

To support the RTSP server, the `gst-rtsp-server` open source package needs to be installed. See Section “RTSP Streaming Server” in the *i.MX Linux® User's Guide (IMXLUG)* for information on how to build and install it.

Table 23. RTSP streaming server specification

Demux feature		AVI	MP4	FLV	MKV	MP3	AAC
Video	H264	Y	Y	Y	Y	-	-
	MPEG4	Y	Y	-	Y	-	-
Audio	MP3	Y	Y	Y	Y	Y	-
	AAC	Y	Y	Y	Y	-	Y

7.4.7 Subtitle specification

Table 24. Subtitle specification

Internal/External	Subtitle format
Internal	SRT, SSA, ASS
External	SRT

7.4.8 Sound Open Firmware

Sound Open Firmware updated to v1.9 and contains following new features:

- Support for i.MX 8ULP platform
- Equalizer support based on IIR and FIR filters
- Dynamic Range Compress support

7.5 Known issues and limitations for multimedia

Issues seen on GStreamer 1.x:

- As the maximum buffer size of the playbin multiqueue is 10 MB, problems may be seen with some long audio or video interleaved streams. You can enlarge this buffer size to support these special use cases.
- AAC decoder: The ADIF format does not support seek mode nor FF/FB.
- Playing recorded AVI file on i.MX with VPU (MPEG4 (vpu) + AVI (avimux)) fails because the AVIMUX mark MPEG4 video to DIVX is not supported.

- Rotation on i.MX 6 with VPU is not supported for interlaced streams whose width or height is larger than 968 x 968 when enabled deinterlacing due to a driver limitation.
- Rewind may report an EOS when using libav for video decoding.
- Accurate seek mode may take a longer time delay.
- For clips with no index table in containers (or video with only very few key frames), seeking is not supported.
- Audio-only clips do not support FB.

8 Revision History

This table provides the revision history.

Table 25. Revision history

Revision number	Date	Substantive changes
L4.9.51_imx8qxp-alpha	11/2017	Initial release
L4.9.51_imx8qm-beta1	12/2017	Added i.MX 8QuadMax
L4.9.51_imx8mq-beta	12/2017	Added i.MX 8M Quad
L4.9.51_8qm-beta2/8qxp-beta	02/2018	Added i.MX 8QuadMax Beta2 and i.MX 8QuadXPlus Beta
L4.9.51_imx8mq-ga	03/2018	Added i.MX 8M Quad GA
L4.9.88_2.0.0-ga	05/2018	i.MX 7ULP and i.MX 8M Quad GA release
L4.9.88_2.1.0_8mm-alpha	06/2018	i.MX 8M Mini Alpha release
L4.9.88_2.2.0_8qxp-beta2	07/2018	i.MX 8QuadXPlus Beta2 release
L4.9.123_2.3.0_8mm	09/2018	i.MX 8M Mini GA release
L4.14.62_1.0.0_beta	11/2018	i.MX 4.14 Kernel Upgrade, Yocto Project Sumo upgrade
L4.14.78_1.0.0_ga	01/2019	i.MX 6, i.MX 7, i.MX 8 family GA release
L4.14.98_2.0.0_ga	04/2019	i.MX 4.14 Kernel upgrade and board updates
L4.19.35_1.0.0	07/2019	i.MX 4.19 Beta Kernel and Yocto Project Upgrades
L4.19.35_1.1.0	10/2019	i.MX 4.19 Kernel and Yocto Project Upgrades
Linux LF5.4.3_1.0.0	03/2020	i.MX 5.4 Kernel and Yocto Project Upgrades
L5.4.3_2.0.0	04/2020	i.MX 5.4 Alpha release for i.MX 8M Plus and 8DXL EVK boards
L5.4.24_2.1.0	06/2020	i.MX 5.4 Beta release for i.MX 8M Plus, Alpha2 for 8DXL, and consolidated GA for released i.MX boards
L5.4.47_2.2.0	09/2020	i.MX 5.4 Beta2 release for i.MX 8M Plus, Beta for 8DXL, and consolidated GA for released i.MX boards
L5.4.70_2.3.0	12/2020	i.MX 5.4 consolidated GA for release i.MX boards including i.MX 8M Plus and i.MX 8DXL
L5.4.70_2.3.0	01/2021	Updated the command lines in Section "Running the Arm Cortex-M4 image"
LF5.10.9_1.0.0	03/2021	Upgraded to Yocto Project Gatesgarth and the kernel upgraded to 5.10.9

Table continues on the next page...

Table 25. Revision history (continued)

Revision number	Date	Substantive changes
LF5.10.35_2.0.0	06/2021	Upgraded to Yocto Project Hardknott and the kernel upgraded to 5.10.35
LF5.10.52_2.1.0	09/2021	Updated for i.MX 8ULP Alpha and the kernel upgraded to 5.10.52
LF5.10.52_2.1.0	10/2021	Updated the Arm SR-IR certification
LF5.10.52_2.1.0	11/2021	Updated Table 3 "BSP and multimedia standard packages"
LF5.10.72_2.2.0	12/2021	Upgraded the kernel to 5.10.72 and updated the BSP
LF5.15.5_1.0.0	03/2022	Upgraded to the 5.15.5 kernel, Honister Yocto, and Qt6
LF5.15.5_1.0.0	06/2022	Updated the Graphics version number.

Legal information

Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Suitability for use in non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately.

Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.

AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, µVision, Versatile — are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved.

Airfast — is a trademark of NXP B.V.

Bluetooth — the Bluetooth wordmark and logos are registered trademarks owned by Bluetooth SIG, Inc. and any use of such marks by NXP Semiconductors is under license.

Cadence — the Cadence logo, and the other Cadence marks found at www.cadence.com/go/trademarks are trademarks or registered trademarks of Cadence Design Systems, Inc. All rights reserved worldwide.

CodeWarrior — is a trademark of NXP B.V.

ColdFire — is a trademark of NXP B.V.

ColdFire+ — is a trademark of NXP B.V.

EdgeLock — is a trademark of NXP B.V.

EdgeScale — is a trademark of NXP B.V.

EdgeVerse — is a trademark of NXP B.V.

eIQ — is a trademark of NXP B.V.

FeliCa — is a trademark of Sony Corporation.

Freescale — is a trademark of NXP B.V.

HITAG — is a trademark of NXP B.V.

ICODE and I-CODE — are trademarks of NXP B.V.

Immersiv3D — is a trademark of NXP B.V.

I2C-bus — logo is a trademark of NXP B.V.

Kinetis — is a trademark of NXP B.V.

Layerscape — is a trademark of NXP B.V.

Mantis — is a trademark of NXP B.V.

MIFARE — is a trademark of NXP B.V.

NTAG — is a trademark of NXP B.V.

Processor Expert — is a trademark of NXP B.V.

QorIQ — is a trademark of NXP B.V.

SafeAssure — is a trademark of NXP B.V.

SafeAssure — logo is a trademark of NXP B.V.

Synopsys — Portions Copyright © 2021 Synopsys, Inc. Used with permission. All rights reserved.

Tower — is a trademark of NXP B.V.

UCODE — is a trademark of NXP B.V.

VortiQa — is a trademark of NXP B.V.

arm

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2017-2022.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 24 June 2022

Document identifier: IMXLXRN