

# 8MMINID4-CPU

(i.MX8M Mini Reference Board)

## Table of Content

Page 1	Cover
Page 2	Block Diagram
Page 3	PWR TREE
Page 4	CPU PWR
Page 5	DDR4
Page 6	CPU IO
Page 7	CPU PHY
Page 8	CPU MISC
Page 9	NAND
Page 10	WIFI/BT Module
Page 11	BOOT CFG
Page 12	PMIC
Page 13	SOM Interface

## Revision History


Rev. Code	Date	By	Description
A	2018-07-27	Joshua	Initial version
B	2018-11-02	Joshua	<ol style="list-style-type: none"> <li>Change WIFI/BT module to LBEE5HY1MW (CYW43455 based)</li> <li>Add R134, R135 for BOOT_MODE3 option to TESTMODE for compatible design with i.MX8M Nano;</li> <li>Change J4_Pin56 from GND to TESTMODE(BOOT_MODE3) for compatible design with i.MX8M Nano;</li> <li>Remove R62, R107, R128 to simplify the optional design;</li> <li>Remove C7 for NVCC_3V3;</li> <li>Update the symbol of i.MX8M Mini:                             <ul style="list-style-type: none"> <li>&gt; Correct naming for AB13 from PVCC0_1V8 to PVCC0_1P8;</li> <li>&gt; Correct power domain for B27, C26 from NVCC_CLK to VDD_24M_XTAL_1P8;</li> <li>&gt; Correct power domain for J23, J24 from VDDA_1P8 to VDD_ANAT_1P8;</li> <li>&gt; Correct power domain for A22, B22, F22, A23, B23, F23 to VDD_USB_3P3;</li> <li>&gt; Correct power domain for D22, E19, D23, E22 to VDD_USB_1P8, and also adjust the pin locations.</li> </ul> </li> </ol>
B1	2019-06-21	Joshua	<ol style="list-style-type: none"> <li>Change U4 to NAND Flash socket only, without NAND Flash device installed;</li> <li>Populate R106, as external PU is necessary for Boundary Scan Mode, also update the note;</li> <li>Update U8 Part Number BD71847MWV-E2 to BD71847AMWV-E2;</li> <li>Update the Min/Typ/Max operating range for i.MX8M Mini power supplies;</li> <li>Add note for changing BD71847 BUCK1/2/5 output voltage according to the new operation range;</li> <li>Add note for all IOs that internal pull up/down is not supported in 3.3V mode;</li> <li>Add note for Boundary Scan mode: BOOT_MODE0, BOOT_MODE1, JTAG_MOD and TEST_MODE must be pulled to "1101" for i.MX8M Mini to enter Boundary Scan mode;</li> </ol>

- Interrupted lines coded with the same letter or letter combinations are electrically connected.
- Device type number is for reference only. The number varies with the manufacturer.
- Special signal usage:
  - \_B Denotes - Active-Low Signal
  - <> or [] Denotes - Vectored Signals
- Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.


**Preliminary - Subject to Change without Notice!**

This board was designed for maximum flexibility in software development and demonstrates multiple functions possible with i.MX processors. Although best design practices have been applied, some areas may not be suitable for a mass-production design.

**NXP CONFIDENTIAL AND PROPRIETARY**


		<b>Microcontroller Product Group</b> 6501 William Cannon Drive West Austin, TX 78754-5988	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
ICAP Classification: CP		IUC: X PUBL	
Designer: Joshua Wu	Drawing Title: <b>8MMINID4-CPU</b>		
Drawn by: Joshua Wu	Page Title: <b>Title and Rev History</b>		
Approved: <Approver>	Size C	Document Number SCH-35104 PDF: SPF-35104	Rev B1
Date: Friday, June 21, 2019	Sheet 1 of 14		

# 8MMINID4-EVK Block Diagram



		<b>Microcontroller Product Group</b> 6501 William Cannon Drive West Austin, TX 78755-5900	
		<small>This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.</small>	
Designer: Joshua Wu		Drawing Title: <b>8MMINID4-CPU</b>	
Drawn by: Joshua Wu		Page Title: <b>Block Diagram</b>	
Approved: <Approver>	Size C	Document Number SCH-35104 PDF: SPF-35104	Rev B1
Date: Friday, June 21, 2019		Sheet 2 of 14	


# 8MMINID4-EVK PWR TREE



**Note:**

- BUCK8 default output voltage is 1.1V. Software will change it to 1.2V in SPL before DDR initialization.
- BUCK1 default output voltage is 0.8V. Software will change it to 0.85V in SPL before DDR initialization.
- BUCK5 default output voltage is 0.9V. Software will change it to 0.975V(BD71847 BUCK5 doesn't support 0.95V output) in SPL before DDR initialization.
- BUCK2 default output voltage is 0.9V. Software will change it to 0.85V for 1.2GHz operation, 0.95V for 1.6GHz, 1.0V for 1.8GHz.




# i.MX8M Mini PWR






		<b>Microcontroller Product Group</b>	
		6501 William Cannon Drive West Austin, TX 78755-8566	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
Designer: Joshua Wu		Drawing Title: <b>8MMINID4-CPU</b>	
Drawn by: Joshua Wu		Page Title: <b>CPU PWR</b>	
Approved: <Approve>	Size C	Document Number SCH-35104 PDF: SPF-35104	Rev B1
Date: Friday, June 21, 2018		Sheet 4 of 14	

# DDR4 2GB

Power supply voltage ramp:  
 RESET\_n is held LOW.  
 VPP should be powered up before VDD/VDDQ



CK is routed as 85 Ohm differential trace and references GND.



## Data Bus





## Command/Address

Pin Name	LPDDR4	DDR4
DRAM_DQ0_P	DQ0_1,A	DQS1_L,A
DRAM_DQ0_N	DQ0_1,A	DQS1_C,A
DRAM_DQ0	DM0_0	DM1_0 / DBIL_n,A
DRAM_DQ01	DQ0_1,A	DQS1_L,A
DRAM_DQ01	DQ0_1,A	DQS1_C,A
DRAM_DQ02	DQ0_2,A	DQS1_L,A
DRAM_DQ02	DQ0_2,A	DQS1_C,A
DRAM_DQ03	DQ0_3,A	DQS1_L,A
DRAM_DQ03	DQ0_3,A	DQS1_C,A
DRAM_DQ04	DQ0_4,A	DQS1_L,A
DRAM_DQ04	DQ0_4,A	DQS1_C,A
DRAM_DQ05	DQ0_5,A	DQS1_L,A
DRAM_DQ05	DQ0_5,A	DQS1_C,A
DRAM_DQ06	DQ0_6,A	DQS1_L,A
DRAM_DQ06	DQ0_6,A	DQS1_C,A
DRAM_DQ07	DQ0_7,A	DQS1_L,A
DRAM_DQ07	DQ0_7,A	DQS1_C,A
DRAM_DQ08	DQ0_8,A	DQS1_L,A
DRAM_DQ08	DQ0_8,A	DQS1_C,A
DRAM_DQ09	DQ0_9,A	DQS1_L,A
DRAM_DQ09	DQ0_9,A	DQS1_C,A
DRAM_DQ10	DQ0_10,A	DQS1_L,A
DRAM_DQ10	DQ0_10,A	DQS1_C,A
DRAM_DQ11	DQ0_11,A	DQS1_L,A
DRAM_DQ11	DQ0_11,A	DQS1_C,A
DRAM_DQ12	DQ0_12,A	DQS1_L,A
DRAM_DQ12	DQ0_12,A	DQS1_C,A
DRAM_DQ13	DQ0_13,A	DQS1_L,A
DRAM_DQ13	DQ0_13,A	DQS1_C,A
DRAM_DQ14	DQ0_14,A	DQS1_L,A
DRAM_DQ14	DQ0_14,A	DQS1_C,A
DRAM_DQ15	DQ0_15,A	DQS1_L,A
DRAM_DQ15	DQ0_15,A	DQS1_C,A
DRAM_DQ16	DQ0_16,A	DQS1_L,A
DRAM_DQ16	DQ0_16,A	DQS1_C,A
DRAM_DQ17	DQ0_17,A	DQS1_L,A
DRAM_DQ17	DQ0_17,A	DQS1_C,A
DRAM_DQ18	DQ0_18,A	DQS1_L,A
DRAM_DQ18	DQ0_18,A	DQS1_C,A
DRAM_DQ19	DQ0_19,A	DQS1_L,A
DRAM_DQ19	DQ0_19,A	DQS1_C,A
DRAM_DQ20	DQ0_20,A	DQS1_L,A
DRAM_DQ20	DQ0_20,A	DQS1_C,A
DRAM_DQ21	DQ0_21,A	DQS1_L,A
DRAM_DQ21	DQ0_21,A	DQS1_C,A
DRAM_DQ22	DQ0_22,A	DQS1_L,A
DRAM_DQ22	DQ0_22,A	DQS1_C,A
DRAM_DQ23	DQ0_23,A	DQS1_L,A
DRAM_DQ23	DQ0_23,A	DQS1_C,A
DRAM_DQ24	DQ0_24,A	DQS1_L,A
DRAM_DQ24	DQ0_24,A	DQS1_C,A
DRAM_DQ25	DQ0_25,A	DQS1_L,A
DRAM_DQ25	DQ0_25,A	DQS1_C,A
DRAM_DQ26	DQ0_26,A	DQS1_L,A
DRAM_DQ26	DQ0_26,A	DQS1_C,A
DRAM_DQ27	DQ0_27,A	DQS1_L,A
DRAM_DQ27	DQ0_27,A	DQS1_C,A
DRAM_DQ28	DQ0_28,A	DQS1_L,A
DRAM_DQ28	DQ0_28,A	DQS1_C,A
DRAM_DQ29	DQ0_29,A	DQS1_L,A
DRAM_DQ29	DQ0_29,A	DQS1_C,A
DRAM_DQ30	DQ0_30,A	DQS1_L,A
DRAM_DQ30	DQ0_30,A	DQS1_C,A
DRAM_DQ31	DQ0_31,A	DQS1_L,A
DRAM_DQ31	DQ0_31,A	DQS1_C,A

Pin Name	LPDDR4	DDR4
DRAM_RESET_N	RESET_N	RESET_n
DRAM_ALERT_N	MTEST1	ALERT_n / MTEST1
DRAM_A0	CKE0_A	CKE0
DRAM_A1	CKE1_A	CKE1
DRAM_A2	CKE2_A	CKE2
DRAM_A3	CS0_n	CS0_n
DRAM_A4	CK_L,A	BG0
DRAM_A5	CK_C,A	BG1
DRAM_A6	ACT_n	ACT_n
DRAM_A7	CA0_A	A9
DRAM_A8	CA1_A	A11
DRAM_A9	CA2_A	A7
DRAM_A10	CA3_A	A8
DRAM_A11	CA4_A	A6
DRAM_A12	CA5_A	A5
DRAM_A13	CA6_A	A4
DRAM_A14	CA7_A	A3
DRAM_A15	CA8_A	CK_L,A
DRAM_A16	CA9_A	CK_C,A
DRAM_A17	MTEST	MTEST
DRAM_A18	CKE0_B	CKE0
DRAM_A19	CKE1_B	CKE1
DRAM_A20	CKE2_B	CKE2
DRAM_A21	CS1_B	CS0_n
DRAM_A22	CK_L,B	BG0
DRAM_A23	CK_C,B	BG1
DRAM_A24	ACT_n	ACT_n
DRAM_A25	CA0_B	A9
DRAM_A26	CA1_B	A11
DRAM_A27	CA2_B	A7
DRAM_A28	CA3_B	A8
DRAM_A29	CA4_B	A6
DRAM_A30	CA5_B	A5
DRAM_A31	CA6_B	A4
DRAM_A32	CA7_B	A3
DRAM_A33	CA8_B	CK_L,A
DRAM_A34	CA9_B	CK_C,A
DRAM_A35	MTEST	MTEST
DRAM_A36	CKE0_B	CKE0
DRAM_A37	CKE1_B	CKE1
DRAM_A38	CKE2_B	CKE2
DRAM_A39	CS1_B	CS0_n
DRAM_A40	CK_L,B	BG0
DRAM_A41	CK_C,B	BG1
DRAM_A42	ACT_n	ACT_n
DRAM_A43	CA0_B	A9
DRAM_A44	CA1_B	A11
DRAM_A45	CA2_B	A7
DRAM_A46	CA3_B	A8
DRAM_A47	CA4_B	A6
DRAM_A48	CA5_B	A5
DRAM_A49	CA6_B	A4
DRAM_A50	CA7_B	A3
DRAM_A51	CA8_B	CK_L,A
DRAM_A52	CA9_B	CK_C,A
DRAM_A53	MTEST	MTEST
DRAM_A54	CKE0_B	CKE0
DRAM_A55	CKE1_B	CKE1
DRAM_A56	CKE2_B	CKE2
DRAM_A57	CS1_B	CS0_n
DRAM_A58	CK_L,B	BG0
DRAM_A59	CK_C,B	BG1
DRAM_A60	ACT_n	ACT_n
DRAM_A61	CA0_B	A9
DRAM_A62	CA1_B	A11
DRAM_A63	CA2_B	A7
DRAM_A64	CA3_B	A8
DRAM_A65	CA4_B	A6
DRAM_A66	CA5_B	A5
DRAM_A67	CA6_B	A4
DRAM_A68	CA7_B	A3
DRAM_A69	CA8_B	CK_L,A
DRAM_A70	CA9_B	CK_C,A
DRAM_A71	MTEST	MTEST
DRAM_A72	CKE0_B	CKE0
DRAM_A73	CKE1_B	CKE1
DRAM_A74	CKE2_B	CKE2
DRAM_A75	CS1_B	CS0_n
DRAM_A76	CK_L,B	BG0
DRAM_A77	CK_C,B	BG1
DRAM_A78	ACT_n	ACT_n
DRAM_A79	CA0_B	A9
DRAM_A80	CA1_B	A11
DRAM_A81	CA2_B	A7
DRAM_A82	CA3_B	A8
DRAM_A83	CA4_B	A6
DRAM_A84	CA5_B	A5
DRAM_A85	CA6_B	A4
DRAM_A86	CA7_B	A3
DRAM_A87	CA8_B	CK_L,A
DRAM_A88	CA9_B	CK_C,A
DRAM_A89	MTEST	MTEST
DRAM_A90	CKE0_B	CKE0
DRAM_A91	CKE1_B	CKE1
DRAM_A92	CKE2_B	CKE2
DRAM_A93	CS1_B	CS0_n
DRAM_A94	CK_L,B	BG0
DRAM_A95	CK_C,B	BG1
DRAM_A96	ACT_n	ACT_n
DRAM_A97	CA0_B	A9
DRAM_A98	CA1_B	A11
DRAM_A99	CA2_B	A7
DRAM_A100	CA3_B	A8
DRAM_A101	CA4_B	A6
DRAM_A102	CA5_B	A5
DRAM_A103	CA6_B	A4
DRAM_A104	CA7_B	A3
DRAM_A105	CA8_B	CK_L,A
DRAM_A106	CA9_B	CK_C,A
DRAM_A107	MTEST	MTEST
DRAM_A108	CKE0_B	CKE0
DRAM_A109	CKE1_B	CKE1
DRAM_A110	CKE2_B	CKE2
DRAM_A111	CS1_B	CS0_n
DRAM_A112	CK_L,B	BG0
DRAM_A113	CK_C,B	BG1
DRAM_A114	ACT_n	ACT_n
DRAM_A115	CA0_B	A9
DRAM_A116	CA1_B	A11
DRAM_A117	CA2_B	A7
DRAM_A118	CA3_B	A8
DRAM_A119	CA4_B	A6
DRAM_A120	CA5_B	A5
DRAM_A121	CA6_B	A4
DRAM_A122	CA7_B	A3
DRAM_A123	CA8_B	CK_L,A
DRAM_A124	CA9_B	CK_C,A
DRAM_A125	MTEST	MTEST
DRAM_A126	CKE0_B	CKE0
DRAM_A127	CKE1_B	CKE1
DRAM_A128	CKE2_B	CKE2
DRAM_A129	CS1_B	CS0_n
DRAM_A130	CK_L,B	BG0
DRAM_A131	CK_C,B	BG1
DRAM_A132	ACT_n	ACT_n
DRAM_A133	CA0_B	A9
DRAM_A134	CA1_B	A11
DRAM_A135	CA2_B	A7
DRAM_A136	CA3_B	A8
DRAM_A137	CA4_B	A6
DRAM_A138	CA5_B	A5
DRAM_A139	CA6_B	A4
DRAM_A140	CA7_B	A3
DRAM_A141	CA8_B	CK_L,A
DRAM_A142	CA9_B	CK_C,A
DRAM_A143	MTEST	MTEST
DRAM_A144	CKE0_B	CKE0
DRAM_A145	CKE1_B	CKE1
DRAM_A146	CKE2_B	CKE2
DRAM_A147	CS1_B	CS0_n
DRAM_A148	CK_L,B	BG0
DRAM_A149	CK_C,B	BG1
DRAM_A150	ACT_n	ACT_n
DRAM_A151	CA0_B	A9
DRAM_A152	CA1_B	A11
DRAM_A153	CA2_B	A7
DRAM_A154	CA3_B	A8
DRAM_A155	CA4_B	A6
DRAM_A156	CA5_B	A5
DRAM_A157	CA6_B	A4
DRAM_A158	CA7_B	A3
DRAM_A159	CA8_B	CK_L,A
DRAM_A160	CA9_B	CK_C,A
DRAM_A161	MTEST	MTEST
DRAM_A162	CKE0_B	CKE0
DRAM_A163	CKE1_B	CKE1
DRAM_A164	CKE2_B	CKE2
DRAM_A165	CS1_B	CS0_n
DRAM_A166	CK_L,B	BG0
DRAM_A167	CK_C,B	BG1
DRAM_A168	ACT_n	ACT_n
DRAM_A169	CA0_B	A9
DRAM_A170	CA1_B	A11
DRAM_A171	CA2_B	A7
DRAM_A172	CA3_B	A8
DRAM_A173	CA4_B	A6
DRAM_A174	CA5_B	A5
DRAM_A175	CA6_B	A4
DRAM_A176	CA7_B	A3
DRAM_A177	CA8_B	CK_L,A
DRAM_A178	CA9_B	CK_C,A
DRAM_A179	MTEST	MTEST
DRAM_A180	CKE0_B	CKE0
DRAM_A181	CKE1_B	CKE1
DRAM_A182	CKE2_B	CKE2
DRAM_A183	CS1_B	CS0_n
DRAM_A184	CK_L,B	BG0
DRAM_A185	CK_C,B	BG1
DRAM_A186	ACT_n	ACT_n
DRAM_A187	CA0_B	A9
DRAM_A188	CA1_B	A11
DRAM_A189	CA2_B	A7
DRAM_A190	CA3_B	A8
DRAM_A191	CA4_B	A6
DRAM_A192	CA5_B	A5
DRAM_A193	CA6_B	A4
DRAM_A194	CA7_B	A3
DRAM_A195	CA8_B	CK_L,A
DRAM_A196	CA9_B	CK_C,A
DRAM_A197	MTEST	MTEST
DRAM_A198	CKE0_B	CKE0
DRAM_A199	CKE1_B	CKE1
DRAM_A200	CKE2_B	CKE2
DRAM_A201	CS1_B	CS0_n
DRAM_A202	CK_L,B	BG0
DRAM_A203	CK_C,B	BG1
DRAM_A204	ACT_n	ACT_n
DRAM_A205	CA0_B	A9
DRAM_A206	CA1_B	A11
DRAM_A207	CA2_B	A7
DRAM_A208	CA3_B	A8
DRAM_A209	CA4_B	A6
DRAM_A210	CA5_B	A5
DRAM_A211	CA6_B	A4
DRAM_A212	CA7_B	A3
DRAM_A213	CA8_B	CK_L,A
DRAM_A214	CA9_B	CK_C,A
DRAM_A215	MTEST	MTEST
DRAM_A216	CKE0_B	CKE0
DRAM_A217	CKE1_B	CKE1
DRAM_A218	CKE2_B	CKE2
DRAM_A219	CS1_B	CS0_n
DRAM_A220	CK_L,B	BG0
DRAM_A221	CK_C,B	BG1
DRAM_A222	ACT_n	ACT_n
DRAM_A223	CA0_B	A9
DRAM_A224	CA1_B	A11
DRAM_A225	CA2_B	A7
DRAM_A226	CA3_B	A8
DRAM_A227	CA4_B	A6
DRAM_A228	CA5_B	A5
DRAM_A229	CA6_B	A4
DRAM_A230	CA7_B	A3
DRAM_A231	CA8_B	CK_L,A
DRAM_A232	CA9_B	CK_C,A
DRAM_A233	MTEST	MTEST
DRAM_A234	CKE0_B	CKE0
DRAM_A235	CKE1_B	CKE1
DRAM_A236	CKE2_B	CKE2
DRAM_A237	CS1_B	CS0_n
DRAM_A238	CK_L,B	BG0
DRAM_A239	CK_C,B	BG1
DRAM_A240	ACT_n	ACT_n
DRAM_A241	CA0_B	A9
DRAM_A242	CA1_B	A11
DRAM_A243	CA2_B	A7
DRAM_A244	CA3_B	A8
DRAM_A245	CA4_B	A6
DRAM_A246	CA5_B	A5
DRAM_A247	CA6_B	A4
DRAM_A248	CA7_B	A3
DRAM_A249	CA8_B	CK_L,A
DRAM_A250	CA9_B	CK_C,A
DRAM_A251	MTEST	MTEST
DRAM_A252	CKE0_B	CKE0
DRAM_A253	CKE1_B	CKE1
DRAM_A254	CKE2_B	CKE2
DRAM_A255	CS1_B	CS0_n
DRAM_A256	CK_L,B	BG0
DRAM_A257	CK_C,B	BG1
DRAM_A258	ACT_n	ACT_n
DRAM_A259	CA0_B	A9
DRAM_A260	CA1_B	A11
DRAM_A261	CA2_B	A7
DRAM_A262	CA3_B	A8
DRAM_A263	CA4_B	A6
DRAM_A264	CA5_B	A5
DRAM_A265	CA6_B	A4
DRAM_A266	CA7_B	A3
DRAM_A267	CA8_B	CK_L,A
DRAM_A268	CA9_B	CK_C,A
DRAM_A269	MTEST	MTEST
DRAM_A270	CKE0_B	CKE0
DRAM_A271	CKE1_B	CKE1
DRAM_A272	CKE2_B	CKE2
DRAM_A273	CS1_B	CS0_n
DRAM_A274	CK_L,B	BG0
DRAM_A275	CK_C,B	BG1
DRAM_A276	ACT_n	ACT_n
DRAM_A277	CA0_B	A9
DRAM_A278	CA1_B	A11
DRAM_A279	CA2_B	A7
DRAM_A280	CA3_B	A8
DRAM_A281	CA4_B	A6
DRAM_A282	CA5_B	A5
DRAM_A283	CA6_B	A4
DRAM_A284	CA7_B	A3
DRAM_A285	CA8_B	CK_L,A
DRAM_A286	CA9_B	CK_C,A
DRAM_A287	MTEST	MTEST
DRAM_A288	CKE0_B	CKE0
DRAM_A289	CKE1_B	CKE1
DRAM_A290	CKE2_B	CKE2
DRAM_A291	CS1_B	CS0_n




# i.MX8M Mini PHYs



		<b>Microcontroller Product Group</b> 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
Designer: Joshua Wu		ICAP Classification: CP: IUC: X PUB:	
Drawing Title: <b>8MMINID4-CPU</b>		Date: Friday, June 21, 2019	
Drawn by: Joshua Wu		Page Title: <b>CPU PHY</b>	
Approved: <Approver>		Size B	Document Number SCH-35104 PDF: SPF-35104
Date: Friday, June 21, 2019		Sheet 7	of 14
		Rev B1	

# i.MX8M Mini MISC

## JTAG Debug



### Caution:

BOOT\_MODE0, BOOT\_MODE1, JTAG\_MOD and TEST\_MODE must be pulled to "1101" for i.MX8M Mini to enter Boundary Scan mode.

### Signal Naming:

Net Name	i.MX8M Mini	i.MX8M Nano
JTAG_nTRST	JTAG_nTRST	BOOT_MODE2
TEST_MODE	TEST_MODE	BOOT_MODE3

### Note:


BOOT\_MODE2(JTAG\_nTRST) must be pull UP on BB for i.MX8M Mini;  
BOOT\_MODE3 must be pull down on BB for i.MX8M Mini;


		<b>Microcontroller Product Group</b>	
		6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
ICAP Classification:		CP:	IUO: X PUBL:
Designer: Joshua Wu	Drawing Title: <b>8MMINID4-CPU</b>		
Drawn by: Joshua Wu	Page Title: <b>CPU MISC</b>		
Approved: <Approver>	Size A4	Document Number SCH-35104 PDF: SPF-35104	Rev B1
Date:	Friday, June 21, 2019	Sheet 8	of 14





# Storage

## TSOP48 NAND Flash Socket




		<b>Microcontroller Product Group</b> 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
Designer: Joshua Wu		ICAP Classification: CP: IJO: X PUB:	
Drawing Title: <b>8MMINID4-CPU</b>			
Drawn by: Joshua Wu		Page Title: <b>NAND</b>	
Approved: <Approver>		Size B	Document Number SCH-35104 PDF: SPF-35104
Date: Friday, June 21, 2019		Sheet 9	of 14
		Rev B1	

# 2.4G/5G WIFI/BT Module



Antenna 2.4G/5G

Layout:  
Route the Antenna trace as 50 ohm.



- Note:**
1. Time from EN reaches ~0.6V to VOUT starts ramping is 50us typical
  2. VDD\_3V3 ramp time(10%~90%) is ~200us
  3. RC delay adder is used to make sure WIFI\_1V8 powers up after VDD\_3V3

		<b>Microcontroller Product Group</b> 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
Designer: Joshua Wu		ICAP Classification: CP: IUC: A PUB:	
Drawing Title: <b>8MMINID4-CPU</b>		Page Title: <b>WIFI/BT Module</b>	
Drawn by: Joshua Wu		Document Number SCH-35104 PDF: SPF-35104	
Approved: <Approver>		Date: Friday, June 21, 2019	
Size B		Sheet 10 of 14	
		Rev B1	






# B2B Connector for CPU Board


## Caution:

IO internal pull up/down is not supported in 3.3V mode, must disable the internal pull up/down via software and use external pull up/down resistors instead.  
All IO pin groups are impacted except for XTAL, DDR, PCI, USB and MIPI PHY IO's.  
See Errata e50080 for detailed information.



## Header



## Receptacle



## Receptacle



		<b>Microcontroller Product Group</b> 6501 William Cannon Drive West Austin, TX 78735-8598		
		This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.		
Designer: Joshua Wu		ICAP Classification: CP: IUC: A PUB:		
Drawing Title: <b>8MMINID4-CPU</b>		Page Title: <b>SOM Interface</b>		
Drawn by: Joshua Wu		Size B Document Number SCH-35104 PDF: SPF-35104		Rev B1
Approved: <Approver>		Date: Friday, June 21, 2019		Sheet 13 of 14