



# Processor - DDR interface



# LPDDR4



Compatible dual-die or quad-die into the same package  
 The layout of this part is exactly identical to eval SOM board.  
 Bytes are physically swapped, so this configuration can't work with 1 die / 1 channel (16bits bus).

- Swap:
- CPU\_DQ[0:7] connected to DDR\_B\_DQ[8..15]
  - CPU\_DQ[8:15] connected to DDR\_B\_DQ[0..7]
  - CPU\_DQ[16:23] connected to DDR\_B\_DQ[16..23]
  - CPU\_DQ[24:31] connected to DDR\_B\_DQ[24..31]

# Sheet 04: DDR



ZAC Atlantique champagne  
 5A rue Pierre Joseph Collin  
 35000 RENNES - FRANCE

|                     |                   |              |                 |
|---------------------|-------------------|--------------|-----------------|
| Project : Tablet G2 | Ref : MD-1000034B | January 2020 | O DAVID         |
| CONFIDENTIAL        |                   |              | Sheet : 04 / 13 |