

System Controller Firmware API Reference Guide  
i.MX8 QXP Die (Version 1.5)

NXP

Fri Mar 22 2019 10:40:17



# Contents

<b>1</b>	<b>Overview</b>	<b>1</b>
1.1	System Initialization and Boot	2
1.2	System Controller Communication	2
1.3	System Controller Services	2
1.3.1	Power Management Service	2
1.3.2	Resource Management Service	3
1.3.3	Pad Configuration Service	3
1.3.4	Timer Service	4
1.3.5	Interrupt Service	4
1.3.6	Security Service	4
1.3.7	Miscellaneous Service	4
<b>2</b>	<b>Disclaimer</b>	<b>5</b>
<b>3</b>	<b>Usage</b>	<b>7</b>
3.1	SCFW API	7
3.2	Loading	7
3.3	Boot Flags	7

---

<b>4</b>	<b>Resource Management</b>	<b>9</b>
4.1	Partitions . . . . .	9
4.2	Resources . . . . .	10
4.3	Pads . . . . .	11
4.4	Memory Regions . . . . .	11
4.5	SCFW API . . . . .	11
4.6	Hardware Resource/Memory Isolation . . . . .	12
4.7	Example . . . . .	13
<b>5</b>	<b>Resource List</b>	<b>15</b>
<b>6</b>	<b>Clock List</b>	<b>25</b>
<b>7</b>	<b>Control List</b>	<b>29</b>
<b>8</b>	<b>Pad List</b>	<b>33</b>
<b>9</b>	<b>RPC Protocol</b>	<b>41</b>
<b>10</b>	<b>Deprecated List</b>	<b>85</b>
<b>11</b>	<b>Module Index</b>	<b>87</b>
11.1	Modules . . . . .	87
<b>12</b>	<b>File Index</b>	<b>89</b>
12.1	File List . . . . .	89

---

<b>13 Module Documentation</b>	<b>91</b>
13.1 (SVC) Interrupt Service	91
13.1.1 Detailed Description	94
13.1.2 Function Documentation	94
13.1.2.1 <code>sc_irq_enable(sc_ipc_t ipc, sc_rsrc_t resource, sc_irq_group_t group, uint32_t mask, sc_bool_t enable)</code>	94
13.1.2.2 <code>sc_irq_status(sc_ipc_t ipc, sc_rsrc_t resource, sc_irq_group_t group, uint32_t *status)</code>	94
13.2 (SVC) Miscellaneous Service	96
13.2.1 Detailed Description	99
13.2.2 Function Documentation	99
13.2.2.1 <code>sc_misc_set_control(sc_ipc_t ipc, sc_rsrc_t resource, sc_ctrl_t ctrl, uint32_t val)</code>	99
13.2.2.2 <code>sc_misc_get_control(sc_ipc_t ipc, sc_rsrc_t resource, sc_ctrl_t ctrl, uint32_t *val)</code>	99
13.2.2.3 <code>sc_misc_set_max_dma_group(sc_ipc_t ipc, sc_rm_pt_t pt, sc_misc_dma_group_t max)</code>	100
13.2.2.4 <code>sc_misc_set_dma_group(sc_ipc_t ipc, sc_rsrc_t resource, sc_misc_dma_group_t group)</code>	100
13.2.2.5 <code>sc_misc_seco_image_load(sc_ipc_t ipc, sc_faddr_t addr_src, sc_faddr_t addr_dst, uint32_t len, sc_bool_t fw)</code>	101
13.2.2.6 <code>sc_misc_seco_authenticate(sc_ipc_t ipc, sc_misc_seco_auth_cmd_t cmd, sc_faddr_t addr)</code>	101
13.2.2.7 <code>sc_misc_seco_fuse_write(sc_ipc_t ipc, sc_faddr_t addr)</code>	101
13.2.2.8 <code>sc_misc_seco_enable_debug(sc_ipc_t ipc, sc_faddr_t addr)</code>	101
13.2.2.9 <code>sc_misc_seco_forward_lifecycle(sc_ipc_t ipc, uint32_t change)</code>	101
13.2.2.10 <code>sc_misc_seco_return_lifecycle(sc_ipc_t ipc, sc_faddr_t addr)</code>	102
13.2.2.11 <code>sc_misc_seco_build_info(sc_ipc_t ipc, uint32_t *version, uint32_t *commit)</code>	102
13.2.2.12 <code>sc_misc_seco_chip_info(sc_ipc_t ipc, uint16_t *lc, uint16_t *monotonic, uint32_t *uid_l, uint32_t *uid_h)</code>	102
13.2.2.13 <code>sc_misc_seco_attest_mode(sc_ipc_t ipc, uint32_t mode)</code>	102
13.2.2.14 <code>sc_misc_seco_attest(sc_ipc_t ipc, uint64_t nonce)</code>	102
13.2.2.15 <code>sc_misc_seco_get_attest_pkey(sc_ipc_t ipc, sc_faddr_t addr)</code>	102
13.2.2.16 <code>sc_misc_seco_get_attest_sign(sc_ipc_t ipc, sc_faddr_t addr)</code>	102

13.2.2.17	sc_misc_seco_attest_verify(sc_ipc_t ipc, sc_faddr_t addr)	102
13.2.2.18	sc_misc_seco_commit(sc_ipc_t ipc, uint32_t *info)	102
13.2.2.19	sc_misc_debug_out(sc_ipc_t ipc, uint8_t ch)	102
13.2.2.20	sc_misc_waveform_capture(sc_ipc_t ipc, sc_bool_t enable)	103
13.2.2.21	sc_misc_build_info(sc_ipc_t ipc, uint32_t *build, uint32_t *commit)	103
13.2.2.22	sc_misc_api_ver(sc_ipc_t ipc, uint16_t *cl_maj, uint16_t *cl_min, uint16_t *sv_maj, uint16_t *sv_min)	103
13.2.2.23	sc_misc_unique_id(sc_ipc_t ipc, uint32_t *id_l, uint32_t *id_h)	104
13.2.2.24	sc_misc_set_ari(sc_ipc_t ipc, sc_rsrc_t resource, sc_rsrc_t resource_mst, uint16_t ari, sc_bool_t enable)	104
13.2.2.25	sc_misc_boot_status(sc_ipc_t ipc, sc_misc_boot_status_t status)	105
13.2.2.26	sc_misc_boot_done(sc_ipc_t ipc, sc_rsrc_t cpu)	105
13.2.2.27	sc_misc_otp_fuse_read(sc_ipc_t ipc, uint32_t word, uint32_t *val)	105
13.2.2.28	sc_misc_otp_fuse_write(sc_ipc_t ipc, uint32_t word, uint32_t val)	106
13.2.2.29	sc_misc_set_temp(sc_ipc_t ipc, sc_rsrc_t resource, sc_misc_temp_t temp, int16_t ← t celsius, int8_t tenths)	106
13.2.2.30	sc_misc_get_temp(sc_ipc_t ipc, sc_rsrc_t resource, sc_misc_temp_t temp, int16_t ← t *celsius, int8_t *tenths)	107
13.2.2.31	sc_misc_get_boot_dev(sc_ipc_t ipc, sc_rsrc_t *dev)	108
13.2.2.32	sc_misc_get_boot_type(sc_ipc_t ipc, sc_misc_bt_t *type)	108
13.2.2.33	sc_misc_get_button_status(sc_ipc_t ipc, sc_bool_t *status)	108
13.2.2.34	sc_misc_rompatch_checksum(sc_ipc_t ipc, uint32_t *checksum)	108
13.2.2.35	sc_misc_board_ioctl(sc_ipc_t ipc, uint32_t *parm1, uint32_t *parm2, uint32_t *parm3)	109
13.3	(SVC) Pad Service	110
13.3.1	Detailed Description	113
13.3.2	Typedef Documentation	114
13.3.2.1	sc_pad_config_t	114
13.3.2.2	sc_pad_iso_t	114
13.3.2.3	sc_pad_28fdsoi_dse_t	114
13.3.2.4	sc_pad_28fdsoi_ps_t	114

13.3.2.5	sc_pad_28fdsoi_pus_t . . . . .	114
13.3.3	Function Documentation . . . . .	114
13.3.3.1	sc_pad_set_mux(sc_ipc_t ipc, sc_pad_t pad, uint8_t mux, sc_pad_config_t config, sc_pad_iso_t iso) . . . . .	114
13.3.3.2	sc_pad_get_mux(sc_ipc_t ipc, sc_pad_t pad, uint8_t *mux, sc_pad_config_t *config, sc_pad_iso_t *iso) . . . . .	115
13.3.3.3	sc_pad_set_gp(sc_ipc_t ipc, sc_pad_t pad, uint32_t ctrl) . . . . .	116
13.3.3.4	sc_pad_get_gp(sc_ipc_t ipc, sc_pad_t pad, uint32_t *ctrl) . . . . .	116
13.3.3.5	sc_pad_set_wakeup(sc_ipc_t ipc, sc_pad_t pad, sc_pad_wakeup_t wakeup) . . . . .	117
13.3.3.6	sc_pad_get_wakeup(sc_ipc_t ipc, sc_pad_t pad, sc_pad_wakeup_t *wakeup) . . . . .	117
13.3.3.7	sc_pad_set_all(sc_ipc_t ipc, sc_pad_t pad, uint8_t mux, sc_pad_config_t config, sc↔ _pad_iso_t iso, uint32_t ctrl, sc_pad_wakeup_t wakeup) . . . . .	118
13.3.3.8	sc_pad_get_all(sc_ipc_t ipc, sc_pad_t pad, uint8_t *mux, sc_pad_config_t *config, sc_pad_iso_t *iso, uint32_t *ctrl, sc_pad_wakeup_t *wakeup) . . . . .	119
13.3.3.9	sc_pad_set(sc_ipc_t ipc, sc_pad_t pad, uint32_t val) . . . . .	120
13.3.3.10	sc_pad_get(sc_ipc_t ipc, sc_pad_t pad, uint32_t *val) . . . . .	120
13.3.3.11	sc_pad_set_gp_28fdsoi(sc_ipc_t ipc, sc_pad_t pad, sc_pad_28fdsoi_dse_t dse, sc↔ _pad_28fdsoi_ps_t ps) . . . . .	121
13.3.3.12	sc_pad_get_gp_28fdsoi(sc_ipc_t ipc, sc_pad_t pad, sc_pad_28fdsoi_dse_t *dse, sc_pad_28fdsoi_ps_t *ps) . . . . .	121
13.3.3.13	sc_pad_set_gp_28fdsoi_hsic(sc_ipc_t ipc, sc_pad_t pad, sc_pad_28fdsoi_dse_t dse, sc_bool_t hys, sc_pad_28fdsoi_pus_t pus, sc_bool_t pke, sc_bool_t pue) . . . . .	122
13.3.3.14	sc_pad_get_gp_28fdsoi_hsic(sc_ipc_t ipc, sc_pad_t pad, sc_pad_28fdsoi_dse_t ↔ t *dse, sc_bool_t *hys, sc_pad_28fdsoi_pus_t *pus, sc_bool_t *pke, sc_bool_t *pue) . . . . .	123
13.3.3.15	sc_pad_set_gp_28fdsoi_comp(sc_ipc_t ipc, sc_pad_t pad, uint8_t compen, sc↔ bool_t fastfrz, uint8_t rasrcp, uint8_t rasrcn, sc_bool_t nasrc_sel, sc_bool_t psw_ovr) . . . . .	123
13.3.3.16	sc_pad_get_gp_28fdsoi_comp(sc_ipc_t ipc, sc_pad_t pad, uint8_t *compen, sc↔ bool_t *fastfrz, uint8_t *rasrcp, uint8_t *rasrcn, sc_bool_t *nasrc_sel, sc_bool_t ↔ t *compok, uint8_t *nasrc, sc_bool_t *psw_ovr) . . . . .	124
13.4	(SVC) Power Management Service . . . . .	125
13.4.1	Detailed Description . . . . .	130
13.4.2	Macro Definition Documentation . . . . .	131
13.4.2.1	SC_PM_CLK_MODE_ROM_INIT . . . . .	131

13.4.2.2	SC_PM_CLK_MODE_ON	131
13.4.2.3	SC_PM_PARENT_XTAL	131
13.4.2.4	SC_PM_PARENT_BYPS	131
13.4.3	Typedef Documentation	131
13.4.3.1	sc_pm_power_mode_t	131
13.4.4	Function Documentation	131
13.4.4.1	sc_pm_set_sys_power_mode(sc_ipc_t ipc, sc_pm_power_mode_t mode)	131
13.4.4.2	sc_pm_set_partition_power_mode(sc_ipc_t ipc, sc_rm_pt_t pt, sc_pm_power_mode_t mode)	132
13.4.4.3	sc_pm_get_sys_power_mode(sc_ipc_t ipc, sc_rm_pt_t pt, sc_pm_power_mode_t *mode)	132
13.4.4.4	sc_pm_set_resource_power_mode(sc_ipc_t ipc, sc_rsrc_t resource, sc_pm_power_mode_t mode)	133
13.4.4.5	sc_pm_set_resource_power_mode_all(sc_ipc_t ipc, sc_rm_pt_t pt, sc_pm_power_mode_t mode, sc_rsrc_t exclude)	133
13.4.4.6	sc_pm_get_resource_power_mode(sc_ipc_t ipc, sc_rsrc_t resource, sc_pm_power_mode_t *mode)	134
13.4.4.7	sc_pm_req_low_power_mode(sc_ipc_t ipc, sc_rsrc_t resource, sc_pm_power_mode_t mode)	134
13.4.4.8	sc_pm_req_cpu_low_power_mode(sc_ipc_t ipc, sc_rsrc_t resource, sc_pm_power_mode_t mode, sc_pm_wake_src_t wake_src)	135
13.4.4.9	sc_pm_set_cpu_resume_addr(sc_ipc_t ipc, sc_rsrc_t resource, sc_faddr_t address)	135
13.4.4.10	sc_pm_set_cpu_resume(sc_ipc_t ipc, sc_rsrc_t resource, sc_bool_t isPrimary, sc_faddr_t address)	136
13.4.4.11	sc_pm_req_sys_if_power_mode(sc_ipc_t ipc, sc_rsrc_t resource, sc_pm_sys_if_t sys_if, sc_pm_power_mode_t hpm, sc_pm_power_mode_t lpm)	136
13.4.4.12	sc_pm_set_clock_rate(sc_ipc_t ipc, sc_rsrc_t resource, sc_pm_clk_t clk, sc_pm_clock_rate_t *rate)	137
13.4.4.13	sc_pm_get_clock_rate(sc_ipc_t ipc, sc_rsrc_t resource, sc_pm_clk_t clk, sc_pm_clock_rate_t *rate)	137
13.4.4.14	sc_pm_clock_enable(sc_ipc_t ipc, sc_rsrc_t resource, sc_pm_clk_t clk, sc_bool_t enable, sc_bool_t autog)	138
13.4.4.15	sc_pm_set_clock_parent(sc_ipc_t ipc, sc_rsrc_t resource, sc_pm_clk_t clk, sc_pm_clk_parent_t parent)	138



13.4.4.16	sc_pm_get_clock_parent(sc_ipc_t ipc, sc_rsrc_t resource, sc_pm_clk_t clk, sc_pm_↔ _clk_parent_t *parent) . . . . .	139
13.4.4.17	sc_pm_reset(sc_ipc_t ipc, sc_pm_reset_type_t type) . . . . .	140
13.4.4.18	sc_pm_reset_reason(sc_ipc_t ipc, sc_pm_reset_reason_t *reason) . . . . .	140
13.4.4.19	sc_pm_get_reset_part(sc_ipc_t ipc, sc_rm_pt_t *pt) . . . . .	140
13.4.4.20	sc_pm_boot(sc_ipc_t ipc, sc_rm_pt_t pt, sc_rsrc_t resource_cpu, sc_faddr_t boot_↔ addr, sc_rsrc_t resource_mu, sc_rsrc_t resource_dev) . . . . .	141
13.4.4.21	sc_pm_set_boot_parm(sc_ipc_t ipc, sc_rsrc_t resource_cpu, sc_faddr_t boot_addr, sc_rsrc_t resource_mu, sc_rsrc_t resource_dev) . . . . .	141
13.4.4.22	sc_pm_reboot(sc_ipc_t ipc, sc_pm_reset_type_t type) . . . . .	142
13.4.4.23	sc_pm_reboot_partition(sc_ipc_t ipc, sc_rm_pt_t pt, sc_pm_reset_type_t type) . . . .	142
13.4.4.24	sc_pm_reboot_continue(sc_ipc_t ipc, sc_rm_pt_t pt) . . . . .	143
13.4.4.25	sc_pm_cpu_start(sc_ipc_t ipc, sc_rsrc_t resource, sc_bool_t enable, sc_faddr_t ad- dress) . . . . .	143
13.4.4.26	sc_pm_cpu_reset(sc_ipc_t ipc, sc_rsrc_t resource, sc_faddr_t address) . . . . .	144
13.4.4.27	sc_pm_is_partition_started(sc_ipc_t ipc, sc_rm_pt_t pt) . . . . .	144
13.5	(SVC) Resource Management Service . . . . .	146
13.5.1	Detailed Description . . . . .	149
13.5.2	Typedef Documentation . . . . .	149
13.5.2.1	sc_rm_perm_t . . . . .	149
13.5.3	Function Documentation . . . . .	149
13.5.3.1	sc_rm_partition_alloc(sc_ipc_t ipc, sc_rm_pt_t *pt, sc_bool_t secure, sc_bool_t iso- lated, sc_bool_t restricted, sc_bool_t grant, sc_bool_t coherent) . . . . .	149
13.5.3.2	sc_rm_set_confidential(sc_ipc_t ipc, sc_rm_pt_t pt, sc_bool_t retro) . . . . .	150
13.5.3.3	sc_rm_partition_free(sc_ipc_t ipc, sc_rm_pt_t pt) . . . . .	151
13.5.3.4	sc_rm_get_did(sc_ipc_t ipc) . . . . .	151
13.5.3.5	sc_rm_partition_static(sc_ipc_t ipc, sc_rm_pt_t pt, sc_rm_did_t did) . . . . .	152
13.5.3.6	sc_rm_partition_lock(sc_ipc_t ipc, sc_rm_pt_t pt) . . . . .	152
13.5.3.7	sc_rm_get_partition(sc_ipc_t ipc, sc_rm_pt_t *pt) . . . . .	153
13.5.3.8	sc_rm_set_parent(sc_ipc_t ipc, sc_rm_pt_t pt, sc_rm_pt_t pt_parent) . . . . .	153

13.5.3.9	sc_rm_move_all(sc_ipc_t ipc, sc_rm_pt_t pt_src, sc_rm_pt_t pt_dst, sc_bool_t move_rsrc, sc_bool_t move_pads)	154
13.5.3.10	sc_rm_assign_resource(sc_ipc_t ipc, sc_rm_pt_t pt, sc_rsrc_t resource)	154
13.5.3.11	sc_rm_set_resource_movable(sc_ipc_t ipc, sc_rsrc_t resource_fst, sc_rsrc_t resource_lst, sc_bool_t movable)	155
13.5.3.12	sc_rm_set_subsys_rsrc_movable(sc_ipc_t ipc, sc_rsrc_t resource, sc_bool_t movable)	156
13.5.3.13	sc_rm_set_master_attributes(sc_ipc_t ipc, sc_rsrc_t resource, sc_rm_spa_t sa, sc_rm_spa_t pa, sc_bool_t smmu_bypass)	156
13.5.3.14	sc_rm_set_master_sid(sc_ipc_t ipc, sc_rsrc_t resource, sc_rm_sid_t sid)	157
13.5.3.15	sc_rm_set_peripheral_permissions(sc_ipc_t ipc, sc_rsrc_t resource, sc_rm_pt_t pt, sc_rm_perm_t perm)	157
13.5.3.16	sc_rm_is_resource_owned(sc_ipc_t ipc, sc_rsrc_t resource)	158
13.5.3.17	sc_rm_get_resource_owner(sc_ipc_t ipc, sc_rsrc_t resource, sc_rm_pt_t *pt)	158
13.5.3.18	sc_rm_is_resource_master(sc_ipc_t ipc, sc_rsrc_t resource)	159
13.5.3.19	sc_rm_is_resource_peripheral(sc_ipc_t ipc, sc_rsrc_t resource)	159
13.5.3.20	sc_rm_get_resource_info(sc_ipc_t ipc, sc_rsrc_t resource, sc_rm_sid_t *sid)	160
13.5.3.21	sc_rm_memreg_alloc(sc_ipc_t ipc, sc_rm_mr_t *mr, sc_faddr_t addr_start, sc_faddr_t addr_end)	160
13.5.3.22	sc_rm_memreg_split(sc_ipc_t ipc, sc_rm_mr_t mr, sc_rm_mr_t *mr_ret, sc_faddr_t addr_start, sc_faddr_t addr_end)	161
13.5.3.23	sc_rm_memreg_frag(sc_ipc_t ipc, sc_rm_mr_t *mr_ret, sc_faddr_t addr_start, sc_faddr_t addr_end)	161
13.5.3.24	sc_rm_memreg_free(sc_ipc_t ipc, sc_rm_mr_t mr)	162
13.5.3.25	sc_rm_find_memreg(sc_ipc_t ipc, sc_rm_mr_t *mr, sc_faddr_t addr_start, sc_faddr_t addr_end)	163
13.5.3.26	sc_rm_assign_memreg(sc_ipc_t ipc, sc_rm_pt_t pt, sc_rm_mr_t mr)	163
13.5.3.27	sc_rm_set_memreg_permissions(sc_ipc_t ipc, sc_rm_mr_t mr, sc_rm_pt_t pt, sc_rm_perm_t perm)	164
13.5.3.28	sc_rm_is_memreg_owned(sc_ipc_t ipc, sc_rm_mr_t mr)	164
13.5.3.29	sc_rm_get_memreg_info(sc_ipc_t ipc, sc_rm_mr_t mr, sc_faddr_t *addr_start, sc_faddr_t *addr_end)	165
13.5.3.30	sc_rm_assign_pad(sc_ipc_t ipc, sc_rm_pt_t pt, sc_pad_t pad)	165

13.5.3.31	sc_rm_set_pad_movable(sc_ipc_t ipc, sc_pad_t pad_fst, sc_pad_t pad_lst, sc_↔ bool_t movable)	166
13.5.3.32	sc_rm_is_pad_owned(sc_ipc_t ipc, sc_pad_t pad)	166
13.5.3.33	sc_rm_dump(sc_ipc_t ipc)	167
13.6	(SVC) Security Service	168
13.6.1	Detailed Description	170
13.6.2	Function Documentation	170
13.6.2.1	sc_seco_image_load(sc_ipc_t ipc, sc_faddr_t addr_src, sc_faddr_t addr_dst, uint32_t len, sc_bool_t fw)	170
13.6.2.2	sc_seco_authenticate(sc_ipc_t ipc, sc_seco_auth_cmd_t cmd, sc_faddr_t addr)	170
13.6.2.3	sc_seco_forward_lifecycle(sc_ipc_t ipc, uint32_t change)	171
13.6.2.4	sc_seco_return_lifecycle(sc_ipc_t ipc, sc_faddr_t addr)	172
13.6.2.5	sc_seco_commit(sc_ipc_t ipc, uint32_t *info)	173
13.6.2.6	sc_seco_attest_mode(sc_ipc_t ipc, uint32_t mode)	173
13.6.2.7	sc_seco_attest(sc_ipc_t ipc, uint64_t nonce)	174
13.6.2.8	sc_seco_get_attest_pkey(sc_ipc_t ipc, sc_faddr_t addr)	175
13.6.2.9	sc_seco_get_attest_sign(sc_ipc_t ipc, sc_faddr_t addr)	176
13.6.2.10	sc_seco_attest_verify(sc_ipc_t ipc, sc_faddr_t addr)	177
13.6.2.11	sc_seco_gen_key_blob(sc_ipc_t ipc, uint32_t id, sc_faddr_t load_addr, sc_faddr_↔ t export_addr, uint16_t max_size)	177
13.6.2.12	sc_seco_load_key(sc_ipc_t ipc, uint32_t id, sc_faddr_t addr)	178
13.6.2.13	sc_seco_get_mp_key(sc_ipc_t ipc, sc_faddr_t dst_addr, uint16_t dst_size)	178
13.6.2.14	sc_seco_update_mpmr(sc_ipc_t ipc, sc_faddr_t addr, uint8_t size, uint8_t lock)	179
13.6.2.15	sc_seco_get_mp_sign(sc_ipc_t ipc, sc_faddr_t msg_addr, uint16_t msg_size, sc_↔ faddr_t dst_addr, uint16_t dst_size)	179
13.6.2.16	sc_seco_build_info(sc_ipc_t ipc, uint32_t *version, uint32_t *commit)	180
13.6.2.17	sc_seco_chip_info(sc_ipc_t ipc, uint16_t *lc, uint16_t *monotonic, uint32_t *uid_↔ l, uint32_t *uid_h)	180
13.6.2.18	sc_seco_enable_debug(sc_ipc_t ipc, sc_faddr_t addr)	181
13.6.2.19	sc_seco_get_event(sc_ipc_t ipc, uint8_t idx, uint32_t *event)	181

13.6.2.20	sc_seco_fuse_write(sc_ipc_t ipc, sc_faddr_t addr)	181
13.6.2.21	sc_seco_patch(sc_ipc_t ipc, sc_faddr_t addr)	182
13.7	(SVC) Timer Service	183
13.7.1	Detailed Description	184
13.7.2	Function Documentation	184
13.7.2.1	sc_timer_set_wdog_timeout(sc_ipc_t ipc, sc_timer_wdog_time_t timeout)	184
13.7.2.2	sc_timer_set_wdog_pre_timeout(sc_ipc_t ipc, sc_timer_wdog_time_t pre_timeout)	185
13.7.2.3	sc_timer_start_wdog(sc_ipc_t ipc, sc_bool_t lock)	185
13.7.2.4	sc_timer_stop_wdog(sc_ipc_t ipc)	186
13.7.2.5	sc_timer_ping_wdog(sc_ipc_t ipc)	186
13.7.2.6	sc_timer_get_wdog_status(sc_ipc_t ipc, sc_timer_wdog_time_t *timeout, sc_timer_wdog_time_t *max_timeout, sc_timer_wdog_time_t *remaining_time)	186
13.7.2.7	sc_timer_pt_get_wdog_status(sc_ipc_t ipc, sc_rm_pt_t pt, sc_bool_t *enb, sc_timer_wdog_time_t *timeout, sc_timer_wdog_time_t *remaining_time)	187
13.7.2.8	sc_timer_set_wdog_action(sc_ipc_t ipc, sc_rm_pt_t pt, sc_timer_wdog_action_t action)	187
13.7.2.9	sc_timer_set_rtc_time(sc_ipc_t ipc, uint16_t year, uint8_t mon, uint8_t day, uint8_t hour, uint8_t min, uint8_t sec)	188
13.7.2.10	sc_timer_get_rtc_time(sc_ipc_t ipc, uint16_t *year, uint8_t *mon, uint8_t *day, uint8_t *hour, uint8_t *min, uint8_t *sec)	189
13.7.2.11	sc_timer_get_rtc_sec1970(sc_ipc_t ipc, uint32_t *sec)	189
13.7.2.12	sc_timer_set_rtc_alarm(sc_ipc_t ipc, uint16_t year, uint8_t mon, uint8_t day, uint8_t hour, uint8_t min, uint8_t sec)	190
13.7.2.13	sc_timer_set_rtc_periodic_alarm(sc_ipc_t ipc, uint32_t sec)	190
13.7.2.14	sc_timer_cancel_rtc_alarm(sc_ipc_t ipc)	191
13.7.2.15	sc_timer_set_rtc_calb(sc_ipc_t ipc, int8_t count)	191
13.7.2.16	sc_timer_set_sysctr_alarm(sc_ipc_t ipc, uint64_t ticks)	192
13.7.2.17	sc_timer_set_sysctr_periodic_alarm(sc_ipc_t ipc, uint64_t ticks)	192
13.7.2.18	sc_timer_cancel_sysctr_alarm(sc_ipc_t ipc)	192

<b>14 File Documentation</b>	<b>195</b>
14.1 platform/main/ipc.h File Reference	195
14.1.1 Detailed Description	195
14.1.2 Function Documentation	195
14.1.2.1 sc_ipc_open(sc_ipc_t *ipc, sc_ipc_id_t id)	195
14.1.2.2 sc_ipc_close(sc_ipc_t ipc)	196
14.1.2.3 sc_ipc_read(sc_ipc_t ipc, void *data)	196
14.1.2.4 sc_ipc_write(sc_ipc_t ipc, const void *data)	196
14.2 platform/main/types.h File Reference	196
14.2.1 Detailed Description	213
14.2.2 Macro Definition Documentation	213
14.2.2.1 SC_R_NONE	213
14.2.3 Typedef Documentation	213
14.2.3.1 sc_rsrc_t	213
14.2.3.2 sc_pad_t	213
14.3 platform/svc/irq/api.h File Reference	214
14.3.1 Detailed Description	216
14.4 platform/svc/misc/api.h File Reference	216
14.4.1 Detailed Description	219
14.5 platform/svc/pad/api.h File Reference	219
14.5.1 Detailed Description	223
14.6 platform/svc/pm/api.h File Reference	223
14.6.1 Detailed Description	227
14.7 platform/svc/rm/api.h File Reference	227
14.7.1 Detailed Description	231
14.8 platform/svc/seco/api.h File Reference	231
14.8.1 Detailed Description	233
14.9 platform/svc/timer/api.h File Reference	233
14.9.1 Detailed Description	234
<b>Index</b>	<b>235</b>



# Chapter 1

## Overview

The System Controller (SC) provides an abstraction to many of the underlying features of the hardware. This function runs on a Cortex-M processor which executes SC firmware (FW). This overview describes the features of the SCFW and the APIs exposed to other software components.

Features include:

- [System Initialization and Boot](#)
- [System Controller Communication](#)
- [Power Management](#)
- [Resource Management](#)
- [Pad Configuration](#)
- [Timers](#)
- [Interrupts](#)
- [Security](#)
- [Miscellaneous](#)

Due to this abstraction, some HW described in the SoC RM that is used by the SCFW is not directly accessible to other cores. This includes:

- All resources in the SCU subsystem (SCU M4, SCU LPUART, SCU LPI2C, etc.).
- All resource accessed via MSI links from the SCU subsystem (inc. pads, DSC, XRDC2, eCSR)
- OGRAM controller, CAAM MP, eDMA MP & LPCG
- DB STC & LPCG, IMG GPR
- GIC/IRQSTR LPCG, IRQSTR.SCU and IRQSTR.CTI
- Any other resources reserved by the port of the SCFW to the board

## 1.1 System Initialization and Boot

The SC firmware runs on the SCU immediately after the SCU Read-only-memory (ROM) finishes loading code/data images from the first container. It is responsible for initializing many aspects of the system. This includes additional power and clock configuration and resource isolation hardware configuration. By default, the SC firmware configures the primary boot core to own most of the resources and launches the boot core. Additional configuration can be done by boot code.

## 1.2 System Controller Communication

Other software components in the system communicate to the SC via an exposed API library. This library is implemented to make Remote Procedure Calls (RPC) via an underlying Inter-Processor Communication (IPC) mechanism. The IPC is facilitated by a hardware-based mailbox system.

Software components (Linux, QNX, FreeRTOS, KSDK) delivered for i.MX8 already include ports of the client API. Other 3rd parties will need to first port the API to their environment before the API can be used. The porting kit release includes archives of the client API for existing SW. These can be used as reference for porting the client API. All that needs to be implemented is the IPC layer which will utilize messaging units (MU) to communicate with the SCFW.

## 1.3 System Controller Services

The SCFW provides API access to all the system controller functionality exported to other software systems. This includes:

### 1.3.1 Power Management Service

All aspects of power management including power control, bias control, clock control, reset control, and wake-up event monitoring are grouped within the SC Power Management service.

- **Power Control** - The SC firmware is responsible for centralized management of power controls and external power management devices. It manages the power state and voltage of power domains as well as bias control. It also resets peripherals as required due to power state transitions. This is all done via the API by communicating power state needs for individual resources.
- **Clock Control** - The SC firmware is responsible for centralized management of clock controls. This includes clock sources such as oscillators and PLLs as well as clock dividers, muxes, and gates. This is all done via the API by communicating clocking needs for individual resources.
- **Reset Control** - The SC firmware is responsible for reset control. This includes booting/rebooting a partition, obtaining reset reasons, and starting/stopping of CPUs.

Before any hardware in the SoC can be used, SW must first power up the resource and enable any clocks that it requires, otherwise access will generate a bus error. The Power Management (PM) API is documented [here](#).



### 1.3.2 Resource Management Service

SC firmware is responsible for managing ownership and access permissions to system resources. The features of the resource management service supported by SC firmware include:

- Management of system resources such as SoC peripherals, memory regions, and pads
- Allows resources to be partitioned into different ownership groupings that are associated with different execution environments including multiple operating systems executing on different cores, TrustZone, and hypervisor
- Associates ownership with requests from messaging units within a resource partition
- Allows memory to be divided into memory regions that are then managed like other resources
- Allows owners to configure access permissions to resources
- Configures hardware components to provide hardware enforced isolation
- Configures hardware components to directly control secure/nonsecure attribute driven on bus fabric
- Provides ownership and access permission information to other system controller functions (e.g. pad ownership information to the pad muxing functions)

Protection of resources is provided in two ways. First, the SCFW itself checks resource access rights when API calls are made that affect a specific resource. Depending on the API call, this may require that the caller be the owner, parent of the owner, or an ancestor of the owner. Second, any hardware available to enforce access controls is configured based on the RM state. This includes the configuration of IP such as XRDC2, XRDC, or RDC, as well as management pages of IP like CAAM.

Partitions own resources, pads, and memory regions. This includes owning MU resources to communicate with the S↔CFW. API calls to the SCFW lookup the owner of the MU the call comes in on, and that is treated as the calling partition. Different API calls then enforce operations based on the relationship of the calling partition to the partition being acted on. This association does not directly determine who can access the programming model of a resource IP. This is solely determined by the access rights defined (per partition) for the resource. Note partitions do not have owners (they are the owners), but they do have parent/child relationships. The creator of a partition is the parent unless that parent calls the API to change the parent. If no parent is desired, then the parent should be set to 0 (the SCFW itself). Being the parent provides some rights with respect to API calling (but not peripheral access).

More detail can be found [here](#). The Resource Management (RM) API is documented [here](#).

### 1.3.3 Pad Configuration Service

Pad configuration is managed by SC firmware. The pad configuration features supported by the SC firmware include:

- Configuring the mux, input/output connection, and low-power isolation mode.
- Configuring the technology-specific pad setting such as drive strength, pullup/pulldown, etc.
- Configuring compensation for pad groups with dual voltage capability.

The Pad (PAD) API is documented [here](#).

### 1.3.4 Timer Service

Many timer oriented services are grouped within the SC Timer service. This includes watchdogs, RTC, and system counter.

- **Watchdog** - The SC firmware provides "virtual" watchdogs for all execution environments. Features include update of the watchdog timeout, start/stop of the watchdog, refresh of the watchdog, return of the watchdog status such as maximum watchdog timeout that can be set, watchdog timeout interval, and watchdog timeout interval remaining.
- **Real-Time-Clock** - The SC firmware is responsible for providing access to the RTC. Features include setting the time, getting the time, and setting alarms.
- **System Counter** - The SC firmware is responsible for providing access to the SYSCTR. Features include setting an absolute alarm or a relative, periodic alarm. Reading is done directly via local hardware interfaces available for each CPU.

The Timer API is documented [here](#).

### 1.3.5 Interrupt Service

The System Controller needs a method to inform users about asynchronous notification events. This is done via the Interrupt service. The service provides APIs to enable/disable interrupts to the user and to read the status of pending interrupts. Reading the status automatically clears any pending state. The Interrupt (IRQ) API is documented [here](#).

### 1.3.6 Security Service

The SC firmware provides access to many security functions including:

- Image Authentication
- Generating, exporting, and loading key blobs
- Fuse programming
- Lifecycle management
- Attestation

The Security (SECO) API is documented [here](#).

See the Security Reference Manual (SRM) for more info.

### 1.3.7 Miscellaneous Service

On previous i.MX devices, miscellaneous features were controlled using IOMUX GPR registers with signals connected to configurable hardware. This functionality is being replaced with DSC GPR signals. SC firmware is responsible for programming the GPR signals to configure these subsystem features. The SC firmware also responsible for monitoring various temperature, voltage, and clock sensors.

- **Controls** - The SC firmware provides access to miscellaneous controls. Features include software request to set (write) miscellaneous controls and software request to get (read) miscellaneous controls.
- **DMA** - The SC firmware provides access to DMA channel grouping and priority functions.
- **Temp** - The SC firmware provides access to temperature sensors.

The Miscellaneous (MISC) API is documented [here](#).

## Chapter 2

# Disclaimer

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein. NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: [nxp.com/SalesTermsandConditions](http://nxp.com/SalesTermsandConditions). While NXP has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, C 5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QoriQ, QoriQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. Arm, AMBA, Arm Powered, Artisan, Cortex, Jazelle, Keil, SecurCore, Thumb, TrustZone, and ?Vision are registered trademarks of Arm Limited (or its subsidiaries) in the EU and/or elsewhere. Arm7, Arm9, Arm11, big.LITTLE, CoreLink, CoreSight, DesignStart, Mali, Mbed, NEON, POP, Sensinode, Socrates, ULINK and Versatile are trademarks of Arm Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

(c) 2019 NXP B.V.





# Chapter 3

## Usage

### 3.1 SCFW API

Calling the functions in the SCFW requires a client API which utilizes an RPC/IPC layer to communicate to the SCFW binary running on the SCU. Application environments (Linux, QNX, FreeRTOS, KSDK) delivered for i.MX8 already include ports of the client API. Other 3rd parties will need to first port the API to their environment before the API can be used. The porting kit release includes archives of the client API for existing SW. These can be used as reference for porting the client API. All that needs to be implemented is the IPC layer which will utilize messaging units (MU) to communicate with the SCFW.

The SCFW API is documented in the individual API sections. There are examples in the Details section for each service.

- [Resource Management](#)
- [Power Management](#)
- [Pad Configuration](#)
- [Timers](#)
- [Interrupts](#)
- [Miscellaneous](#)

### 3.2 Loading

The SCFW is loaded by including the binary (scfw\_tcm.bin) in the boot container.

### 3.3 Boot Flags

The image container holding the SCFW should also have the boot flags configured. This is a set of flags (32-bits) specified with the -flags option to mkimage.

These are defined as:

Flag	Bit	Meaning
SC_BD_FLAGS_NOT_SECURE	16	Initial boot partition is not secure
SC_BD_FLAGS_NOT_ISOLATED	17	Initial boot partition is not isolated
SC_BD_FLAGS_RESTRICTED	18	Initial boot partition is restricted
SC_BD_FLAGS_GRANT	19	Initial boot partition grants access to the SCFW
SC_BD_FLAGS_NOT_COHERENT	20	Initial boot partition is not coherent
SC_BD_FLAGS_ALT_CONFIG	21	Alternate SCFW config (passed to board.c)
SC_BD_FLAGS_EARLY_CPU_START	22	Start some CPUs early
SC_BD_FLAGS_DDRTEST	23	Config for DDR stress test
SC_BD_FLAGS_NO_AP	24	Don't boot AP even if requested by ROM

See the [sc\\_rm\\_partition\\_alloc\(\)](#) function for more info. Note some of the flags are inverted before calling this function! This results in a default (all 0) which is appropriate for normal OS execution. That is a partition which is secure, isolated, not restricted, not grant, coherent, no early start, and no DDR test.

## Chapter 4

# Resource Management

SCFW is responsible for managing ownership and access permissions to system resources. The resource management functions of the SCFW are used to divide up the System on a Chip (SoC) resources and to control master transaction attributes and peripheral access permissions. The features supported by the SCFW are:

- Management of system resources such as SoC peripherals, memory regions and pads.
- Allows resources to be partitioned into different ownership groupings that are associated with different execution environments.
- Allows owners to configure access permissions to resources.
- Provides hardware enforced isolation.

See the [Overview](#). The Resource Management (RM) API is documented [here](#).

### 4.1 Partitions

One of the primary concepts of resource management in the SCFW is resource partitions (aka partitions). These are used to define a 'logical SoC' made up of resources, pads, and memory regions.

Partitions have the following characteristics. All partitions:

- can be created and destroyed, at boot and dynamically during run-time,
- have a hierarchical relationship, every partition has a parent,
- own resources (master and peripheral), pads, and memory regions,
- are restricted, by default, to only accessing the resources they own,
- can be booted, rebooted, and powered down,
- have a power state; can transition to other power states,
- have a watchdog timer, RTC alarm, and system counter alarm.

Partitions are created by calling the SCFW to allocate them. Resources, pads, memory regions, etc. are then assigned or moved to the new partition thus defining the 'logical SoC'. The SCFW uses an assignment scheme for resource management rather than an allocation scheme. This is similar to virtualization and VMs.

At boot all resources belong to one partition. The SCFW creates some partitions in the board porting layer and then others are created dynamically by the running CPUs. Partitions should be created in the SCFW for any CPU that will be started by the SCFW due to parameters passed from the ROM and defined in the boot image containers.

Partitions can be created in several ways. They can be created by default by the SCFW using parameters passed from the ROM (determined by parameters in the boot container), they can be created in the `board_system_config()` function of the board porting layer of the SCFW, or be created dynamically by calling `sc_rm_partition_alloc()`.

Partitions have several attributes that are defined when they are created:

- **Secure** - by default, master would generate secure transactions and resources would require secure access. Only a secure partition can create another secure partition. Used primarily for TrustZone.
- **Isolated** - use XRDC2 to isolate. Should be true for all partitions except when a secure partition creates a non-secure partitions running on the same CPU as a secure partition. This parameter just results in the partition having the same DID as the parent.
- **Restricted** - true if the partition cannot create partitions.
- **Grant** - true if all resources in this partition should always remain accessible to the parent. Only used when creating a partition with no CPUs. Useful to just isolate the access of a bus master like a DMA channel to a subset of memory.
- **Coherent** - true if this partition will contain both AP clusters running in an SMP configuration.

The boot partition parameters come from the container. See the [Boot Flags](#) section.

In addition, partitions can be made confidential using the `sc_rm_set_confidential()` function. A confidential partition cannot not have any resource or memory assigned to it anymore. Useful for some security related use-cases.

For more information on resets and partition reboot, see the Reset section of the Porting Guide.

## 4.2 Resources

Resources represent the IP blocks in the SoC. They can be masters (i.e. generate bus transactions), peripherals (i.e. have a programming model), or both. Resources always have an owning (only one) partition. Access control of resources consists of two primary mechanisms:

- **API Access** - the SCFW API functions use info like the calling partition and resource parameter to decide if actions can be take on a resource. The ownership of the resource and hierarchical relationship of the owning partition and the calling partition are used to decide if operations are authorized. These access rights vary by function and are described in the function documentation.
- **Hardware Protection** - the SCFW programs the underlying [protection hardware](#) (XRDC2 in the case of i.MX8) to control which masters can access which peripherals. Access permissions are maintained for each resource and can be set by the owner for each accessing partition. By default, only masters in a partition can only access peripherals in the same partition.

Resources can be assigned or moved by the owner to another partition. Master resources can have security, privilege, SMMU bypass, and streamID (SID) set. Peripheral resources can have access permissions set. The security state of masters can only be set if the partition owning the master is secure.



## 4.3 Pads

Pads represent the individual pads of the SoC. They are owned by partitions. They have no direct access, so access control is similar to the SCFW API access control of resources.

## 4.4 Memory Regions

Memory regions represent blocks of memory with a start and end address. Once defined, they have ownership and access controls similar to resources. They support both kinds of access protections. The memory region owner can:

- assign/move to another partition
- can create a new memory region within the bounds of an existing owned region
- can split a region
- can configure access permissions

The i.MX8 hardware implementation limits the number of memory regions to 16.

## 4.5 SCFW API

CPUs in partitions make SCFW API calls via a [remote procedure call \(RPC\) mechanism](#). The RPC mechanism serializes the call and sends it over an inter-processor communication (IPC) mechanism implemented via message units (MU). Message units are resources and since all resources are owned by a partition, the SCFW can identify the owner and hence determine the calling partition. The calling partition is often used to determine if an operation is allowed or not.

The SCFW has the following services that operate on partitions and resources:

- **Resource Management (RM)** - used to manage partitions, resources, pads, memory regions
- **Power Management (PM)** - used to boot, reboot, and change power state of partitions and resources
- **Timer** - used to configure and use partitions-specific watchdogs and alarms
- **Interrupt (IRQ)** - used to manage interrupts sent to partitions via their MUs

The other services (pad, miscellaneous, and security) do not operate on partitions or resources. The Resource Management (RM) API is documented [here](#).

Note there are eight MUs (five in LSIO, one in each M4, and one in the SCU itself) that are used to communicate to the SCFW). This is because one end of each of these is accessible only via a private bus used by the SCU.

- SC\_R\_MU\_0A-4A (A side used by CPUs, B-side used by SCU)
- SC\_R\_M4\_0\_MU\_1A (A side used by CPU, B-side used by SCU)
- SC\_R\_M4\_1\_MU\_1A (A side used by CPU, B-side used by SCU)
- SC\_R\_SC\_MU\_1A in the SCU (both sides used by SCU for loopback testing)

The SCFW does not dictate which CPU uses each of these. Access is controlled by the standard SCFW RM partitioning. SCFW has to power at least one up for each CPU and these are specified in the boot container. The default in mkimage is the M4 MU for each M4 and MU\_0A for the AP.

Beyond this, all usage is determined by the board.c port and the AP/M4 SW. Access to MUs is controlled by the SCFW RM partitioning which is configured in board.c and at run-time by the SW themselves. Typical usage is MU\_0A is kept and used by the AP secure code and MU\_1A is used by the AP non-secure code. Using AP clusters to run separate Oses or using a hypervisor would require additional usage of these MUs.

## 4.6 Hardware Resource/Memory Isolation

The i.MX8 SoC contains a mix of Cortex-A and Cortex-M CPUs which frequently operate in an asymmetric mode with different software environments executing on them (OSes, RTOSes, etc.). To keep these SW environments from unintentionally interfering with each other, i.MX8 contains HW mechanisms to enforce isolation. These mechanisms operate in a manner similar to ARM's TrustZone in that transactions from masters are annotated with user-side band information to indicate their domain and the access controls allow/disallow access to peripherals/memory based on this information.

The HW that does this is the XRDC2 (aka XRDC). The XRDC consists of a manager (per subsystem), MDAC, PAC, MSC, and MRC components. The MDAC is used to annotate the transactions and the PAC, MSC, and MRC are used to control access. See the figure below for the basic XRDC integration architecture. In i.MX8, the XRDC replaces the RDC and TrustZone components (CSU, TZASC, etc.) found in previous i.MX processors.




Figure 4.1 XRDC Interaction for Bus Transactions

There are five XRDC components:

- **Manager (MGR)** - provides the programming interface for the entire XRDC

- **Master Domain Assignment Controller (MDAC)** - identifies transaction sources/types and appends information such as domain ID (DID), streamID (SID), etc.
- **Peripheral Access Controller (PAC)** - accepts/rejects transactions based on transaction attributes and programmed permissions; supports up to 128 different peripherals (IPS or APB based); based on module enables and/or select signals so has no concept of addressing
- **Memory Space Controller (MSC)** - accepts/rejects transactions based on transaction attributes and programmed permissions; supports a single memory space; has no concept of addressing
- **Memory Region Controller (MRC)** - accepts/rejects transactions based on transaction attributes and programmed permissions; supports multiple memory spaces by allowing the overall space to be divided into regions (with programmable start/end addresses)

The SCFW configures the XRDC2 components based on partition, resource, and memory region configuration. For more information on the XRDC capabilities, refer to the XRDC2 section of the RM.

## 4.7 Example

The following shows the partition creation for an example system. Initially, the SCFW creates three partitions. The SCFW and SECO partitions are secure and isolated. The boot partition parameters depend on the boot [flags](#) from the boot image container. These would also normally be secure and isolated. The boot partition contains all the memory and almost all the resources. Only the minimal resources required for the SCFW and SECO to function are owned by those partitions.

### Initial RM partition state:

- Partition 0: SCFW
- Partition 1: Boot partition
- Partition 2: SECO




Figure 4.2 Initial Partition Configuration

Before starting the CPUs, the SCFW calls `board_system_config()`. This is where the partitions are created for CPUs started by the SCFW. An M4 partition would normally be non-secure.

RM partition state:

- Partition 0: SCFW
- Partition 1: ATF
- Partition 2: SECO
- Partition 3: M4




Figure 4.3 Board Partition Configuration

The boot partition can also be considered the ATF partition because that is the first thing run on the AP core. ATF creates a partition for Linux to use. This partition would typically be non-secure and not isolated. The Cortex-A CPUs, MU0A, the SC\_R\_SYSTEM resource, and a little bit of memory are kept by the ATF partition. All other resources are assigned to the Linux partition.

RM partition state:

- Partition 0: SCFW
- Partition 1: ATF
- Partition 2: SECO
- Partition 3: M4
- Partition 4: Linux




Figure 4.4 Final Partition Configuration

ATF starts Linux. Linux could dynamically create an additional partition for the other M4 to handle something like sensor fusion or a media processing engine.

## Chapter 5

# Resource List

The table below lists the resources available in the system (SoC specific). Resource is a parameter to many API calls.

The \*\_PIDx resources represent multiple contexts that the master can act as (aka process IDs). The master functions normally as PID0 but can switch to other PIDs if it needs to access the resources of another SW system. This is primarily used to support virtualization. Each master PID resource can be assigned a different SID and as a result a different translation context in the SMMU. If not using virtualization, all PIDs for a resource should be assigned to the partition owning the master IP.

See also

[\(SVC\) Resource Management Service](#)

[\(SVC\) Power Management Service](#)

Resource	Subsystem	Instance	Description
SC_R_A35	A35	0	Cluster
SC_R_A35_0	A35	0	CPU 0
SC_R_A35_1	A35	0	CPU 1
SC_R_A35_2	A35	0	CPU 2
SC_R_A35_3	A35	0	CPU 3
SC_R_ADC_0	ADMA	0	ADC 0
SC_R_AMIX	ADMA	0	Audio mixer
SC_R_ASRC_0	ADMA	0	ASRC 0
SC_R_ASRC_1	ADMA	0	ASRC 1
SC_R_ATTESTATION	SC	0	Attestation
SC_R_AUDIO_CLK_0	ADMA	0	Audio clock 0
SC_R_AUDIO_CLK_1	ADMA	0	Audio clock 1
SC_R_AUDIO_PLL_0	ADMA	0	Audio PLL 0
SC_R_AUDIO_PLL_1	ADMA	0	Audio PLL 1
SC_R_BOARD_R0	BOARD	0	Misc. board component 0
SC_R_BOARD_R1	BOARD	0	Misc. board component 1
SC_R_BOARD_R2	BOARD	0	Misc. board component 2
SC_R_BOARD_R3	BOARD	0	Misc. board component 3
SC_R_BOARD_R4	BOARD	0	Misc. board component 4

Resource	Subsystem	Instance	Description
SC_R_BOARD_R5	BOARD	0	Misc. board component 5
SC_R_BOARD_R6	BOARD	0	Misc. board component 6
SC_R_BOARD_R7	BOARD	0	Misc. board component 7
SC_R_CAAM_JR1	SC	0	CAAM job ring 1
SC_R_CAAM_JR1_OUT	SC	0	CAAM job ring 1 out
SC_R_CAAM_JR2	SC	0	CAAM job ring 2
SC_R_CAAM_JR2_OUT	SC	0	CAAM job ring 2 out
SC_R_CAAM_JR3	SC	0	CAAM job ring 3
SC_R_CAAM_JR3_OUT	SC	0	CAAM job ring 3 out
SC_R_CAN_0	ADMA	0	CAN 0
SC_R_CAN_1	ADMA	0	CAN 1
SC_R_CAN_2	ADMA	0	CAN 2
SC_R_CSI_0	CSI	0	CSI
SC_R_CSI_0_I2C_0	CSI	0	I2C
SC_R_CSI_0_PWM_0	CSI	0	PWM
SC_R_DB	DB	0	DB
SC_R_DC_0	DC	0	DC
SC_R_DC_0_BLIT0	DC	0	BLIT0
SC_R_DC_0_BLIT1	DC	0	BLIT1
SC_R_DC_0_BLIT2	DC	0	BLIT2
SC_R_DC_0_BLIT_OUT	DC	0	BLIT OUT
SC_R_DC_0_FRAC0	DC	0	FRAC0
SC_R_DC_0_PLL_0	DC	0	PLL 0
SC_R_DC_0_PLL_1	DC	0	PLL 1
SC_R_DC_0_VIDEO0	DC	0	VIDEO0
SC_R_DC_0_VIDEO1	DC	0	VIDEO1
SC_R_DC_0_WARP	DC	0	WARP
SC_R_DEBUG	SC	0	Debug
SC_R_DMA_0_CH0	ADMA	0	DMA 0 channel 0 (audio)
SC_R_DMA_0_CH1	ADMA	0	DMA 0 channel 1 (audio)
SC_R_DMA_0_CH10	ADMA	0	DMA 0 channel 10 (audio)
SC_R_DMA_0_CH11	ADMA	0	DMA 0 channel 11 (audio)
SC_R_DMA_0_CH12	ADMA	0	DMA 0 channel 12 (audio)
SC_R_DMA_0_CH13	ADMA	0	DMA 0 channel 13 (audio)
SC_R_DMA_0_CH14	ADMA	0	DMA 0 channel 14 (audio)
SC_R_DMA_0_CH15	ADMA	0	DMA 0 channel 15 (audio)
SC_R_DMA_0_CH16	ADMA	0	DMA 0 channel 16 (audio)
SC_R_DMA_0_CH17	ADMA	0	DMA 0 channel 17 (audio)
SC_R_DMA_0_CH18	ADMA	0	DMA 0 channel 18 (audio)
SC_R_DMA_0_CH19	ADMA	0	DMA 0 channel 19 (audio)
SC_R_DMA_0_CH2	ADMA	0	DMA 0 channel 2 (audio)
SC_R_DMA_0_CH20	ADMA	0	DMA 0 channel 20 (audio)
SC_R_DMA_0_CH21	ADMA	0	DMA 0 channel 21 (audio)
SC_R_DMA_0_CH22	ADMA	0	DMA 0 channel 22 (audio)
SC_R_DMA_0_CH23	ADMA	0	DMA 0 channel 23 (audio)
SC_R_DMA_0_CH24	ADMA	0	DMA 0 channel 24 (audio)

Resource	Subsystem	Instance	Description
SC_R_DMA_0_CH25	ADMA	0	DMA 0 channel 25 (audio)
SC_R_DMA_0_CH26	ADMA	0	DMA 0 channel 26 (audio)
SC_R_DMA_0_CH27	ADMA	0	DMA 0 channel 27 (audio)
SC_R_DMA_0_CH28	ADMA	0	DMA 0 channel 28 (audio)
SC_R_DMA_0_CH29	ADMA	0	DMA 0 channel 29 (audio)
SC_R_DMA_0_CH3	ADMA	0	DMA 0 channel 3 (audio)
SC_R_DMA_0_CH30	ADMA	0	DMA 0 channel 30 (audio)
SC_R_DMA_0_CH31	ADMA	0	DMA 0 channel 31 (audio)
SC_R_DMA_0_CH4	ADMA	0	DMA 0 channel 4 (audio)
SC_R_DMA_0_CH5	ADMA	0	DMA 0 channel 5 (audio)
SC_R_DMA_0_CH6	ADMA	0	DMA 0 channel 6 (audio)
SC_R_DMA_0_CH7	ADMA	0	DMA 0 channel 7 (audio)
SC_R_DMA_0_CH8	ADMA	0	DMA 0 channel 8 (audio)
SC_R_DMA_0_CH9	ADMA	0	DMA 0 channel 9 (audio)
SC_R_DMA_1_CH0	ADMA	0	DMA 1 channel 0 (audio)
SC_R_DMA_1_CH1	ADMA	0	DMA 1 channel 1 (audio)
SC_R_DMA_1_CH10	ADMA	0	DMA 1 channel 10 (audio)
SC_R_DMA_1_CH11	ADMA	0	DMA 1 channel 11 (audio)
SC_R_DMA_1_CH12	ADMA	0	DMA 1 channel 12 (audio)
SC_R_DMA_1_CH13	ADMA	0	DMA 1 channel 13 (audio)
SC_R_DMA_1_CH14	ADMA	0	DMA 1 channel 14 (audio)
SC_R_DMA_1_CH15	ADMA	0	DMA 1 channel 15 (audio)
SC_R_DMA_1_CH2	ADMA	0	DMA 1 channel 2 (audio)
SC_R_DMA_1_CH3	ADMA	0	DMA 1 channel 3 (audio)
SC_R_DMA_1_CH4	ADMA	0	DMA 1 channel 4 (audio)
SC_R_DMA_1_CH5	ADMA	0	DMA 1 channel 5 (audio)
SC_R_DMA_1_CH6	ADMA	0	DMA 1 channel 6 (audio)
SC_R_DMA_1_CH7	ADMA	0	DMA 1 channel 7 (audio)
SC_R_DMA_1_CH8	ADMA	0	DMA 1 channel 8 (audio)
SC_R_DMA_1_CH9	ADMA	0	DMA 1 channel 9 (audio)
SC_R_DMA_2_CH0	ADMA	0	DMA 2 channel 0
SC_R_DMA_2_CH1	ADMA	0	DMA 2 channel 1
SC_R_DMA_2_CH10	ADMA	0	DMA 2 channel 10
SC_R_DMA_2_CH11	ADMA	0	DMA 2 channel 11
SC_R_DMA_2_CH12	ADMA	0	DMA 2 channel 12
SC_R_DMA_2_CH13	ADMA	0	DMA 2 channel 13
SC_R_DMA_2_CH14	ADMA	0	DMA 2 channel 14
SC_R_DMA_2_CH15	ADMA	0	DMA 2 channel 15
SC_R_DMA_2_CH16	ADMA	0	DMA 2 channel 16
SC_R_DMA_2_CH17	ADMA	0	DMA 2 channel 17
SC_R_DMA_2_CH18	ADMA	0	DMA 2 channel 18
SC_R_DMA_2_CH19	ADMA	0	DMA 2 channel 19
SC_R_DMA_2_CH2	ADMA	0	DMA 2 channel 2
SC_R_DMA_2_CH20	ADMA	0	DMA 2 channel 20
SC_R_DMA_2_CH21	ADMA	0	DMA 2 channel 21
SC_R_DMA_2_CH22	ADMA	0	DMA 2 channel 22

Resource	Subsystem	Instance	Description
SC_R_DMA_2_CH23	ADMA	0	DMA 2 channel 23
SC_R_DMA_2_CH24	ADMA	0	DMA 2 channel 24
SC_R_DMA_2_CH25	ADMA	0	DMA 2 channel 25
SC_R_DMA_2_CH26	ADMA	0	DMA 2 channel 26
SC_R_DMA_2_CH27	ADMA	0	DMA 2 channel 27
SC_R_DMA_2_CH28	ADMA	0	DMA 2 channel 28
SC_R_DMA_2_CH29	ADMA	0	DMA 2 channel 29
SC_R_DMA_2_CH3	ADMA	0	DMA 2 channel 3
SC_R_DMA_2_CH30	ADMA	0	DMA 2 channel 30
SC_R_DMA_2_CH31	ADMA	0	DMA 2 channel 31
SC_R_DMA_2_CH4	ADMA	0	DMA 2 channel 4
SC_R_DMA_2_CH5	ADMA	0	DMA 2 channel 5
SC_R_DMA_2_CH6	ADMA	0	DMA 2 channel 6
SC_R_DMA_2_CH7	ADMA	0	DMA 2 channel 7
SC_R_DMA_2_CH8	ADMA	0	DMA 2 channel 8
SC_R_DMA_2_CH9	ADMA	0	DMA 2 channel 9
SC_R_DMA_3_CH0	ADMA	0	DMA 3 channel 0
SC_R_DMA_3_CH1	ADMA	0	DMA 3 channel 1
SC_R_DMA_3_CH10	ADMA	0	DMA 3 channel 10
SC_R_DMA_3_CH11	ADMA	0	DMA 3 channel 11
SC_R_DMA_3_CH12	ADMA	0	DMA 3 channel 12
SC_R_DMA_3_CH13	ADMA	0	DMA 3 channel 13
SC_R_DMA_3_CH14	ADMA	0	DMA 3 channel 14
SC_R_DMA_3_CH15	ADMA	0	DMA 3 channel 15
SC_R_DMA_3_CH2	ADMA	0	DMA 3 channel 2
SC_R_DMA_3_CH3	ADMA	0	DMA 3 channel 3
SC_R_DMA_3_CH4	ADMA	0	DMA 3 channel 4
SC_R_DMA_3_CH5	ADMA	0	DMA 3 channel 5
SC_R_DMA_3_CH6	ADMA	0	DMA 3 channel 6
SC_R_DMA_3_CH7	ADMA	0	DMA 3 channel 7
SC_R_DMA_3_CH8	ADMA	0	DMA 3 channel 8
SC_R_DMA_3_CH9	ADMA	0	DMA 3 channel 9
SC_R_DMA_4_CH0	CONN	0	DMA channel 0
SC_R_DMA_4_CH1	CONN	0	DMA channel 1
SC_R_DMA_4_CH2	CONN	0	DMA channel 2
SC_R_DMA_4_CH3	CONN	0	DMA channel 3
SC_R_DMA_4_CH4	CONN	0	DMA channel 4
SC_R_DRC_0	DRC	0	DDR controller/phy
SC_R_DSP	ADMA	0	DSP
SC_R_DSP_RAM	ADMA	0	DSP RAM
SC_R_DTCP	CONN	0	DTCP
SC_R_ELCDIF_PLL	ADMA	0	eLCDIF PLL
SC_R_ENET_0	CONN	0	ENET 1
SC_R_ENET_1	CONN	0	ENET 2
SC_R_ESAI_0	ADMA	0	ESAI 0
SC_R_FSPI_0	LSIO	0	Flexible Serial Peripheral Interface (FSPI) 0
SC_R_FSPI_1	LSIO	0	FSPI 1



Resource	Subsystem	Instance	Description
SC_R_FTM_0	ADMA	0	FTM 0
SC_R_FTM_1	ADMA	0	FTM 1
SC_R_GIC	ADMA	0	GIC
SC_R_GPIO_0	LSIO	0	General Purpose I/O (GPIO) 0
SC_R_GPIO_1	LSIO	0	GPIO 1
SC_R_GPIO_2	LSIO	0	GPIO 2
SC_R_GPIO_3	LSIO	0	GPIO 3
SC_R_GPIO_4	LSIO	0	GPIO 4
SC_R_GPIO_5	LSIO	0	GPIO 5
SC_R_GPIO_6	LSIO	0	GPIO 6
SC_R_GPIO_7	LSIO	0	GPIO 7
SC_R_GPT_0	LSIO	0	General Purpose Timer (GPT) 0
SC_R_GPT_1	LSIO	0	GPT 1
SC_R_GPT_10	ADMA	0	GPT 5
SC_R_GPT_2	LSIO	0	GPT 2
SC_R_GPT_3	LSIO	0	GPT 3
SC_R_GPT_4	LSIO	0	GPT 4
SC_R_GPT_5	ADMA	0	GPT 0
SC_R_GPT_6	ADMA	0	GPT 1
SC_R_GPT_7	ADMA	0	GPT 2
SC_R_GPT_8	ADMA	0	GPT 3
SC_R_GPT_9	ADMA	0	GPT 4
SC_R_GPU_0_PID0	GPU	0	PID0
SC_R_GPU_0_PID1	GPU	0	PID1
SC_R_GPU_0_PID2	GPU	0	PID2
SC_R_GPU_0_PID3	GPU	0	PID3
SC_R_HSIO_GPIO	HSIO	0	GPIO/MISC
SC_R_I2C_0	ADMA	0	I2C 0
SC_R_I2C_1	ADMA	0	I2C 1
SC_R_I2C_2	ADMA	0	I2C 2
SC_R_I2C_3	ADMA	0	I2C 3
SC_R_IEE	LSIO	0	Inline Encryption Engine (IEE)
SC_R_IEE_R0	LSIO	0	IEE region 0
SC_R_IEE_R1	LSIO	0	IEE region 1
SC_R_IEE_R2	LSIO	0	IEE region 2
SC_R_IEE_R3	LSIO	0	IEE region 3
SC_R_IEE_R4	LSIO	0	IEE region 4
SC_R_IEE_R5	LSIO	0	IEE region 5
SC_R_IEE_R6	LSIO	0	IEE region 6
SC_R_IEE_R7	LSIO	0	IEE region 7
SC_R_IRQSTR_DSP	ADMA	0	IRQSTR DSP
SC_R_IRQSTR_M4_0	ADMA	0	IRQSTR M4 0
SC_R_IRQSTR_M4_1	ADMA	0	IRQSTR M4 1 (optional)
SC_R_IRQSTR_SCU2	ADMA	0	IRQSTR SCU2/WAKE
SC_R_ISI_CH0	IMG	0	ISI channel 0
SC_R_ISI_CH1	IMG	0	ISI channel 1
SC_R_ISI_CH2	IMG	0	ISI channel 2

Resource	Subsystem	Instance	Description
SC_R_ISI_CH3	IMG	0	ISI channel 3
SC_R_ISI_CH4	IMG	0	ISI channel 4
SC_R_ISI_CH5	IMG	0	ISI channel 5
SC_R_ISI_CH6	IMG	0	ISI channel 6
SC_R_ISI_CH7	IMG	0	ISI channel 7
SC_R_KPP	LSIO	0	Keypad Port (KPP)
SC_R_LCD_0	ADMA	0	eLCDIF 0
SC_R_LCD_0_PWM_0	ADMA	0	PWM 0
SC_R_LVDS_0	MIPI	0	LVDS
SC_R_LVDS_1	MIPI	1	LVDS
SC_R_M4_0_I2C	M4	0	I2C
SC_R_M4_0_INTMUX	M4	0	INTMUX
SC_R_M4_0_MU_0A0	M4	0	MU 0A0
SC_R_M4_0_MU_0A1	M4	0	MU 0A1
SC_R_M4_0_MU_0A2	M4	0	MU 0A2
SC_R_M4_0_MU_0A3	M4	0	MU 0A3
SC_R_M4_0_MU_0B	M4	0	MU 0B
SC_R_M4_0_MU_1A	M4	0	MU 1A
SC_R_M4_0_PID0	M4	0	PID0
SC_R_M4_0_PID1	M4	0	PID1
SC_R_M4_0_PID2	M4	0	PID2
SC_R_M4_0_PID3	M4	0	PID3
SC_R_M4_0_PID4	M4	0	PID4
SC_R_M4_0_PIT	M4	0	PIT
SC_R_M4_0_RGPIO	M4	0	RGPIO
SC_R_M4_0_SEMA42	M4	0	SEMA42
SC_R_M4_0_TPM	M4	0	TPM
SC_R_M4_0_UART	M4	0	UART
SC_R_MATCH_0	HSIO	0	Match 0
SC_R_MATCH_1	HSIO	0	Match 1
SC_R_MATCH_10	HSIO	0	Match 10
SC_R_MATCH_11	HSIO	0	Match 11
SC_R_MATCH_12	HSIO	0	Match 12
SC_R_MATCH_13	HSIO	0	Match 13
SC_R_MATCH_14	HSIO	0	Match 14
SC_R_MATCH_15	HSIO	0	Match 15
SC_R_MATCH_16	HSIO	0	Match 16
SC_R_MATCH_17	HSIO	0	Match 17
SC_R_MATCH_18	HSIO	0	Match 18
SC_R_MATCH_19	HSIO	0	Match 19
SC_R_MATCH_2	HSIO	0	Match 2
SC_R_MATCH_20	HSIO	0	Match 20
SC_R_MATCH_21	HSIO	0	Match 21
SC_R_MATCH_22	HSIO	0	Match 22
SC_R_MATCH_23	HSIO	0	Match 23
SC_R_MATCH_24	HSIO	0	Match 24
SC_R_MATCH_25	HSIO	0	Match 25

Resource	Subsystem	Instance	Description
SC_R_MATCH_26	HSIO	0	Match 26
SC_R_MATCH_27	HSIO	0	Match 27
SC_R_MATCH_28	HSIO	0	Match 28
SC_R_MATCH_3	HSIO	0	Match 3
SC_R_MATCH_4	HSIO	0	Match 4
SC_R_MATCH_5	HSIO	0	Match 5
SC_R_MATCH_6	HSIO	0	Match 6
SC_R_MATCH_7	HSIO	0	Match 7
SC_R_MATCH_8	HSIO	0	Match 8
SC_R_MATCH_9	HSIO	0	Match 9
SC_R_MCLK_OUT_0	ADMA	0	MCLK out 0
SC_R_MCLK_OUT_1	ADMA	0	MCLK out 1
SC_R_MIPI_0	MIPI	0	MIPI
SC_R_MIPI_0_I2C_0	MIPI	0	I2C 0
SC_R_MIPI_0_I2C_1	MIPI	0	I2C 1
SC_R_MIPI_0_PWM_0	MIPI	0	PWM
SC_R_MIPI_1	MIPI	1	MIPI
SC_R_MIPI_1_I2C_0	MIPI	1	I2C 0
SC_R_MIPI_1_I2C_1	MIPI	1	I2C 1
SC_R_MIPI_1_PWM_0	MIPI	1	PWM
SC_R_MJPEG_DEC_MP	IMG	0	MJPEG decoder MP
SC_R_MJPEG_DEC_S0	IMG	0	MJPEG decoder stream 0
SC_R_MJPEG_DEC_S1	IMG	0	MJPEG decoder stream 1
SC_R_MJPEG_DEC_S2	IMG	0	MJPEG decoder stream 2
SC_R_MJPEG_DEC_S3	IMG	0	MJPEG decoder stream 3
SC_R_MJPEG_ENC_MP	IMG	0	MJPEG encoder MP
SC_R_MJPEG_ENC_S0	IMG	0	MJPEG encoder stream 0
SC_R_MJPEG_ENC_S1	IMG	0	MJPEG encoder stream 1
SC_R_MJPEG_ENC_S2	IMG	0	MJPEG encoder stream 2
SC_R_MJPEG_ENC_S3	IMG	0	MJPEG encoder stream 3
SC_R_MLB_0	CONN	0	MLB
SC_R_MQS_0	ADMA	0	MQS
SC_R_MU_0A	LSIO	0	Message Unit (MU) 0A
SC_R_MU_10A	LSIO	0	MU 10A
SC_R_MU_10B	LSIO	0	MU 10B
SC_R_MU_11A	LSIO	0	MU 11A
SC_R_MU_11B	LSIO	0	MU 11B
SC_R_MU_12A	LSIO	0	MU 12A
SC_R_MU_12B	LSIO	0	MU 12B
SC_R_MU_13A	LSIO	0	MU 13A
SC_R_MU_13B	LSIO	0	MU 13B
SC_R_MU_1A	LSIO	0	MU 1A
SC_R_MU_2A	LSIO	0	MU 2A
SC_R_MU_3A	LSIO	0	MU 3A
SC_R_MU_4A	LSIO	0	MU 4A
SC_R_MU_5A	LSIO	0	MU 5A
SC_R_MU_5B	LSIO	0	MU 5B

Resource	Subsystem	Instance	Description
SC_R_MU_6A	LSIO	0	MU 6A
SC_R_MU_6B	LSIO	0	MU 6B
SC_R_MU_7A	LSIO	0	MU 7A
SC_R_MU_7B	LSIO	0	MU 7B
SC_R_MU_8A	LSIO	0	MU 8A
SC_R_MU_8B	LSIO	0	MU 8B
SC_R_MU_9A	LSIO	0	MU 9A
SC_R_MU_9B	LSIO	0	MU 9B
SC_R_NAND	CONN	0	NAND BCH/GPMI/DMA
SC_R_OCRAM	LSIO	0	OCRAM
SC_R_OTP	SC	0	OTP
SC_R_PCIE_B	HSIO	0	PCIE B
SC_R_PI_0	PI	0	Parallel Capture Interface
SC_R_PI_0_I2C_0	PI	0	I2C
SC_R_PI_0_PLL	PI	0	PLL
SC_R_PI_0_PWM_0	PI	0	PWM 0
SC_R_PMIC_0	BOARD	0	PMIC 0
SC_R_PMIC_1	BOARD	0	PMIC 1
SC_R_PMIC_2	BOARD	0	PMIC 2
SC_R_PWM_0	LSIO	0	Pulse Width Modulator (PWM) 0
SC_R_PWM_1	LSIO	0	PWM 1
SC_R_PWM_2	LSIO	0	PWM 2
SC_R_PWM_3	LSIO	0	PWM 3
SC_R_PWM_4	LSIO	0	PWM 4
SC_R_PWM_5	LSIO	0	PWM 5
SC_R_PWM_6	LSIO	0	PWM 6
SC_R_PWM_7	LSIO	0	PWM 7
SC_R_SAI_0	ADMA	0	SAI 0
SC_R_SAI_1	ADMA	0	SAI 1
SC_R_SAI_2	ADMA	0	SAI 2
SC_R_SAI_3	ADMA	0	SAI 3
SC_R_SAI_4	ADMA	0	SAI_4
SC_R_SAI_5	ADMA	0	SAI_5
SC_R_SC_I2C	SC	0	I2C
SC_R_SC_MU_0A0	SC	0	MU 0A0
SC_R_SC_MU_0A1	SC	0	MU 0A1
SC_R_SC_MU_0A2	SC	0	MU 0A2
SC_R_SC_MU_0A3	SC	0	MU 0A3
SC_R_SC_MU_0B	SC	0	MU 0B
SC_R_SC_MU_1A	SC	0	MU 1A
SC_R_SC_PID0	SC	0	PID0
SC_R_SC_PID1	SC	0	PID1
SC_R_SC_PID2	SC	0	PID2
SC_R_SC_PID3	SC	0	PID3
SC_R_SC_PID4	SC	0	PID4
SC_R_SC_PIT	SC	0	PIT
SC_R_SC_SEMA42	SC	0	SEMA42

Resource	Subsystem	Instance	Description
SC_R_SC_TPM	SC	0	TPM
SC_R_SC_UART	SC	0	UART
SC_R_SDHC_0	CONN	0	uSDHC 1
SC_R_SDHC_1	CONN	0	uSDHC 2
SC_R_SDHC_2	CONN	0	uSDHC 3
SC_R_SECO	SC	0	SECO
SC_R_SECO_MU_2	SC	0	SECO MU 2
SC_R_SECO_MU_3	SC	0	SECO MU 3
SC_R_SECO_MU_4	SC	0	SECO MU 4
SC_R_SERDES_1	HSIO	0	PHYx1
SC_R_SPDIF_0	ADMA	0	SPDIF 0
SC_R_SPI_0	ADMA	0	SPI 0
SC_R_SPI_1	ADMA	0	SPI 1
SC_R_SPI_2	ADMA	0	SPI 2
SC_R_SPI_3	ADMA	0	SPI 3
SC_R_SYSCNT_CMP	SC	0	SYSCNT CMP
SC_R_SYSCNT_RD	SC	0	SYSCNT RD
SC_R_SYSTEM	SC	0	System
SC_R_UART_0	ADMA	0	UART 0
SC_R_UART_1	ADMA	0	UART 1
SC_R_UART_2	ADMA	0	UART 2
SC_R_UART_3	ADMA	0	UART 3
SC_R_USB_0	CONN	0	USB2.0 OTG
SC_R_USB_0_PHY	CONN	0	USB2.0 OTG phy
SC_R_USB_1	CONN	0	USB2.0 HSIC
SC_R_USB_2	CONN	0	USB3.0
SC_R_USB_2_PHY	CONN	0	USB3.0 phy
SC_R_VPU	VPU	0	VPU (XMEM peripheral)
SC_R_VPU_DEC_0	VPU	0	Decoder
SC_R_VPU_ENC_0	VPU	0	Encoder 0
SC_R_VPU_MU_0	VPU	0	MU 0
SC_R_VPU_MU_1	VPU	0	MU 1
SC_R_VPU_PID0	VPU	0	XMEM master ID=0
SC_R_VPU_PID1	VPU	0	XMEM master ID=1
SC_R_VPU_PID2	VPU	0	XMEM master ID=2
SC_R_VPU_PID3	VPU	0	XMEM master ID=3
SC_R_VPU_PID4	VPU	0	XMEM master ID=4
SC_R_VPU_PID5	VPU	0	XMEM master ID=5
SC_R_VPU_PID6	VPU	0	XMEM master ID=6
SC_R_VPU_PID7	VPU	0	XMEM master ID=7



## Chapter 6

# Clock List

The table below lists the clocks/PLLs available in the system (SoC specific). Resource and Clock are parameters to several PM API calls. Set=Y indicates the clock/PLL is not shared and the rate can be set via [sc\\_pm\\_set\\_clock\\_rate\(\)](#). Enable=Y indicates the clock is not auto gated and must be enabled via [sc\\_pm\\_clock\\_enable\(\)](#).

See also

[\(SVC\) Power Management Service](#)

Resource	Clock	Default Rate	Set	Enable	Description
SC_R_A35	SC_PM_CLK_CPU	1200MHZ	Y		CPU
SC_R_ADC_0	SC_PM_CLK_PER		Y	Y	ADC 0 peripheral
SC_R_AUDIO_PLL_0	SC_PM_CLK_MISC		Y	Y	User programmable PLL
SC_R_AUDIO_PLL_0	SC_PM_CLK_MST_B↔ US		Y	Y	Audio rec 0
SC_R_AUDIO_PLL_0	SC_PM_CLK_SLV_BUS		Y	Y	Audio PLL div 0
SC_R_AUDIO_PLL_1	SC_PM_CLK_MISC		Y	Y	User programmable PLL
SC_R_AUDIO_PLL_1	SC_PM_CLK_MST_B↔ US		Y	Y	Audio rec 1
SC_R_AUDIO_PLL_1	SC_PM_CLK_SLV_BUS		Y	Y	Audio PLL div 1
SC_R_CAN_0	SC_PM_CLK_PER		Y	Y	CAN peripheral
SC_R_CSI_0	SC_PM_CLK_MISC		Y	Y	MIPI escape
SC_R_CSI_0	SC_PM_CLK_PER		Y	Y	MIPI core
SC_R_CSI_0_I2C_0	SC_PM_CLK_PER		Y	Y	I2C baud
SC_R_CSI_0_PWM↔ _0	SC_PM_CLK_PER		Y	Y	PWM high
SC_R_DC_0	SC_PM_CLK_MISC0		Y	Y	Display 0
SC_R_DC_0	SC_PM_CLK_MISC1		Y	Y	Display 1
SC_R_DC_0_PLL_0	SC_PM_CLK_PLL		Y	Y	User programmable PLL
SC_R_DC_0_PLL_1	SC_PM_CLK_PLL		Y	Y	User programmable PLL
SC_R_DC_0_VIDEO0	SC_PM_CLK_MISC	24MHZ	Y	Y	Bypass 0
SC_R_DC_0_VIDEO1	SC_PM_CLK_MISC	24MHZ	Y	Y	Bypass 1
SC_R_DRC_0	SC_PM_CLK_SLV_BUS	600MHZ	Y		DRC root
SC_R_ELCDIF_PLL	SC_PM_CLK_MISC		Y	Y	eLCDIF PLL

Resource	Clock	Default Rate	Set	Enable	Description
SC_R_ENET_0	SC_PM_CLK_BYPASS	24MHZ	Y	Y	ENET 0 bypass
SC_R_ENET_0	SC_PM_CLK_MISC0	24MHZ	Y	Y	ENET 0 RXCLK/RGMI↔I_CLK
SC_R_ENET_0	SC_PM_CLK_PER	125MHZ	Y	Y	ENET 0 PER_CLK/RE↔F_CLK/CLK
SC_R_ENET_1	SC_PM_CLK_BYPASS	24MHZ	Y	Y	ENET 1 bypass
SC_R_ENET_1	SC_PM_CLK_MISC0	24MHZ	Y	Y	ENET 1 RXCLK/RGMI↔I_CLK
SC_R_ENET_1	SC_PM_CLK_PER	125MHZ	Y	Y	ENET 1 PER_CLK/RE↔F_CLK/CLK
SC_R_FSPI_0	SC_PM_CLK_PER		Y	Y	FSPI 0 baud
SC_R_FSPI_1	SC_PM_CLK_PER		Y	Y	FSPI 1 baud
SC_R_FTM_0	SC_PM_CLK_PER		Y	Y	FTM 0 peripheral
SC_R_FTM_1	SC_PM_CLK_PER		Y	Y	FTM 1 peripheral
SC_R_GPT_0	SC_PM_CLK_PER		Y	Y	GPT 0 peripheral
SC_R_GPT_1	SC_PM_CLK_PER		Y	Y	GPT 1 peripheral
SC_R_GPT_2	SC_PM_CLK_PER		Y	Y	GPT 2 peripheral
SC_R_GPT_3	SC_PM_CLK_PER		Y	Y	GPT 3 peripheral
SC_R_GPT_4	SC_PM_CLK_PER		Y	Y	GPT 4 peripheral
SC_R_GPU_0_PID0	SC_PM_CLK_MISC		Y	Y	Shader
SC_R_GPU_0_PID0	SC_PM_CLK_PER		Y	Y	GPU
SC_R_I2C_0	SC_PM_CLK_PER		Y	Y	I2C 0 baud
SC_R_I2C_1	SC_PM_CLK_PER		Y	Y	I2C 1 baud
SC_R_I2C_2	SC_PM_CLK_PER		Y	Y	I2C 2 baud
SC_R_I2C_3	SC_PM_CLK_PER		Y	Y	I2C 3 baud
SC_R_LCD_0	SC_PM_CLK_MISC	24MHZ	Y	Y	Bypass
SC_R_LCD_0	SC_PM_CLK_PER		Y	Y	eLCDIF baud
SC_R_LCD_0	SC_PM_CLK_SLV_BUS		Y	Y	Pixel Link Mux
SC_R_LCD_0_PWM↔_0	SC_PM_CLK_PER		Y	Y	PWM 0 baud
SC_R_LVDS_0	SC_PM_CLK_BYPASS		Y	Y	Bypass
SC_R_LVDS_0	SC_PM_CLK_PER		Y	Y	Pixel
SC_R_LVDS_0	SC_PM_CLK_PHY		Y	Y	Phy
SC_R_LVDS_1	SC_PM_CLK_BYPASS		Y	Y	Bypass
SC_R_LVDS_1	SC_PM_CLK_PER		Y	Y	Pixel
SC_R_LVDS_1	SC_PM_CLK_PHY		Y	Y	Phy
SC_R_M4_0_I2C	SC_PM_CLK_PER		Y	Y	I2C baud
SC_R_M4_0_PID0	SC_PM_CLK_CPU	264MHZ	Y		System
SC_R_M4_0_PIT	SC_PM_CLK_PER		Y	Y	LPIT peripheral
SC_R_M4_0_TPM	SC_PM_CLK_PER		Y	Y	TPM peripheral
SC_R_M4_0_UART	SC_PM_CLK_PER		Y	Y	UART baud
SC_R_MIPI_0	SC_PM_CLK_BYPASS		Y	Y	Bypass
SC_R_MIPI_0	SC_PM_CLK_MST_B↔US		Y	Y	DSI tx escape
SC_R_MIPI_0	SC_PM_CLK_PER		Y	Y	DPI - pixel
SC_R_MIPI_0	SC_PM_CLK_PHY	27MHZ	Y	Y	DPHY PLL ref
SC_R_MIPI_0	SC_PM_CLK_SLV_BUS		Y	Y	DSI rx escape



Resource	Clock	Default Rate	Set	Enable	Description
SC_R_MIPI_0_I2C_0	SC_PM_CLK_PER	24MHZ	Y	Y	I2C 0 baud
SC_R_MIPI_0_I2C_1	SC_PM_CLK_PER	24MHZ	Y	Y	I2C 1 baud
SC_R_MIPI_0_PWM↔ _0	SC_PM_CLK_PER	24MHZ	Y	Y	PWM baud
SC_R_MIPI_1	SC_PM_CLK_BYPASS		Y	Y	Bypass
SC_R_MIPI_1	SC_PM_CLK_MST_B↔ US		Y	Y	DSI tx escape
SC_R_MIPI_1	SC_PM_CLK_PER		Y	Y	DPI - pixel
SC_R_MIPI_1	SC_PM_CLK_PHY	27MHZ	Y	Y	DPHY PLL ref
SC_R_MIPI_1	SC_PM_CLK_SLV_BUS		Y	Y	DSI rx escape
SC_R_MIPI_1_I2C_0	SC_PM_CLK_PER	24MHZ	Y	Y	I2C 0 baud
SC_R_MIPI_1_I2C_1	SC_PM_CLK_PER	24MHZ	Y	Y	I2C 1 baud
SC_R_MIPI_1_PWM↔ _0	SC_PM_CLK_PER	24MHZ	Y	Y	PWM baud
SC_R_NAND	SC_PM_CLK_MST_B↔ US	500MHZ	Y	Y	NAND GPMI
SC_R_NAND	SC_PM_CLK_PER	400MHZ	Y	Y	NAND BCH
SC_R_PI_0	SC_PM_CLK_BYPASS	24MHZ	Y	Y	Bypass
SC_R_PI_0	SC_PM_CLK_MISC0	24MHZ	Y	Y	MCLK
SC_R_PI_0	SC_PM_CLK_PER		Y	Y	Pixel
SC_R_PI_0_I2C_0	SC_PM_CLK_PER	24MHZ	Y	Y	I2C baud
SC_R_PI_0_PLL	SC_PM_CLK_PLL	960MHZ	Y		User programmable PLL
SC_R_PI_0_PWM_0	SC_PM_CLK_PER	24MHZ	Y	Y	PWM baud
SC_R_PWM_0	SC_PM_CLK_PER		Y	Y	PWM 0 peripheral
SC_R_PWM_1	SC_PM_CLK_PER		Y	Y	PWM 1 peripheral
SC_R_PWM_2	SC_PM_CLK_PER		Y	Y	PWM 2 peripheral
SC_R_PWM_3	SC_PM_CLK_PER		Y	Y	PWM 3 peripheral
SC_R_PWM_4	SC_PM_CLK_PER		Y	Y	PWM 4 peripheral
SC_R_PWM_5	SC_PM_CLK_PER		Y	Y	PWM 5 peripheral
SC_R_PWM_6	SC_PM_CLK_PER		Y	Y	PWM 6 peripheral
SC_R_PWM_7	SC_PM_CLK_PER		Y	Y	PWM 7 peripheral
SC_R_SC_I2C	SC_PM_CLK_PER	24MHZ	Y		I2C baud
SC_R_SC_PID0	SC_PM_CLK_CPU	264MHZ	N		System
SC_R_SC_PIT	SC_PM_CLK_PER	8MHZ	Y		LPIT peripheral
SC_R_SC_TPM	SC_PM_CLK_PER		Y	Y	TPM peripheral
SC_R_SC_UART	SC_PM_CLK_PER	24MHZ	Y		UART baud
SC_R_SDHC_0	SC_PM_CLK_PER	396MHZ	Y	Y	uSDHC 0 peripheral
SC_R_SDHC_1	SC_PM_CLK_PER	396MHZ	Y	Y	uSDHC 1 peripheral
SC_R_SDHC_2	SC_PM_CLK_PER	396MHZ	Y	Y	uSDHC 2 peripheral
SC_R_SPI_0	SC_PM_CLK_PER		Y	Y	SPI 0 baud
SC_R_SPI_1	SC_PM_CLK_PER		Y	Y	SPI 1 baud
SC_R_SPI_2	SC_PM_CLK_PER		Y	Y	SPI 2 baud
SC_R_SPI_3	SC_PM_CLK_PER		Y	Y	SPI 3 baud
SC_R_UART_0	SC_PM_CLK_PER		Y	Y	UART 0 baud
SC_R_UART_1	SC_PM_CLK_PER		Y	Y	UART 1 baud
SC_R_UART_2	SC_PM_CLK_PER		Y	Y	UART 2 baud
SC_R_UART_3	SC_PM_CLK_PER		Y	Y	UART 3 baud

Resource	Clock	Default Rate	Set	Enable	Description
SC_R_USB_2	SC_PM_CLK_MISC	12MHZ	Y	Y	USB 2 lpm
SC_R_USB_2	SC_PM_CLK_MST_B↔ US	500MHZ	Y	Y	USB 2 bus
SC_R_USB_2	SC_PM_CLK_PER	125MHZ	Y	Y	USB 2

## Chapter 7

# Control List

The table below lists the miscellaneous controls available in the system (SoC specific). Resource and Control are parameters to several MISC API calls. Set=Y indicates the control can be written via [sc\\_misc\\_set\\_control\(\)](#). All controls can be read via [sc\\_misc\\_get\\_control\(\)](#). Temp sensors can be accessed via these but use raw sensor values. The [sc\\_misc\\_set\\_temp\(\)](#) and [sc\\_misc\\_get\\_temp\(\)](#) functions use degrees in celsius. The list below can also be used to identify which resources have an associated temp sensor for these functions.

See also

[\(SVC\) Miscellaneous Service](#)

Resource	Control	Width	Set	Description
SC_R_CAN_0	SC_C_IPG_STOP	1	Y	CAN0 IPG_STOP
SC_R_CAN_0	SC_C_IPG_STOP_ACK	1	Y	CAN0 IPG_STOP_ACK
SC_R_CAN_1	SC_C_IPG_STOP	1	Y	CAN1 IPG_STOP
SC_R_CAN_1	SC_C_IPG_STOP_ACK	1	Y	CAN1 IPG_STOP_ACK
SC_R_CAN_2	SC_C_IPG_STOP	1	Y	CAN2 IPG_STOP
SC_R_CAN_2	SC_C_IPG_STOP_ACK	1	Y	CAN2 IPG_STOP_ACK
SC_R_CSI_0	SC_C_CALIB1	2	Y	MIPI CSI LP-RX threshold voltage
SC_R_CSI_0	SC_C_CALIB2	2	Y	MIPI CSI LP-CD threshold voltage
SC_R_CSI_0	SC_C_MIPI_RESET	1	Y	MIPI CSI reset_n, escape and UI resets
SC_R_DC_0	SC_C_KACHUNK_CNT	16	Y	CTX kachunk count
SC_R_DC_0	SC_C_MODE	1	Y	Sync mode
SC_R_DC_0	SC_C_PANIC	2	Y	Panic switch
SC_R_DC_0	SC_C_PXL_LINK_MST1_ADDR	2	Y	Master 1 pixel link address
SC_R_DC_0	SC_C_PXL_LINK_MST1_ENB	1	Y	Master 1 pixel link enable
SC_R_DC_0	SC_C_PXL_LINK_MST1_VLD	1	Y	Master 1 pixel link valid
SC_R_DC_0	SC_C_PXL_LINK_MST2_ADDR	2	Y	Master 2 pixel link address
SC_R_DC_0	SC_C_PXL_LINK_MST2_ENB	1	Y	Master 2 pixel link enable
SC_R_DC_0	SC_C_PXL_LINK_MST2_VLD	1	Y	Master 2 pixel link valid
SC_R_DC_0	SC_C_PXL_LINK_MST_ENB	2	Y	Combined master pixel link enable
SC_R_DC_0	SC_C_PXL_LINK_MST_VLD	2	Y	Combined master pixel link valid
SC_R_DC_0	SC_C_RST0	1	Y	Display Stream 0 reset

Resource	Control	Width	Set	Description
SC_R_DC_0	SC_C_RST1	1	Y	Display Stream 1 reset
SC_R_DC_0	SC_C_SYNC_CTRL	2	Y	PL sync ctrl 0 & 1
SC_R_DC_0	SC_C_SYNC_CTRL0	1	Y	PL sync ctrl 0
SC_R_DC_0	SC_C_SYNC_CTRL1	1	Y	PL sync ctrl 1
SC_R_DC_0_BLIT0	SC_C_SEL0	1	Y	Blit channel 0 select
SC_R_DC_0_FRAC0	SC_C_KACHUNK_SEL	1	Y	FRAC0 kachunk sel
SC_R_DC_0_VIDEO0	SC_C_KACHUNK_SEL	1	Y	VID0 kachunk sel
SC_R_DC_0_VIDEO1	SC_C_KACHUNK_SEL	1	Y	VID1 kachunk sel
SC_R_DC_0_WARP	SC_C_KACHUNK_SEL	1	Y	WARP kachunk sel
SC_R_DSP	SC_C_OFS_AUDIO	8	Y	System address offset of AUDIO
SC_R_DSP	SC_C_OFS_IRQ	8	Y	System address offset of IRQ
SC_R_DSP	SC_C_OFS_PERIPH	8	Y	System address offset of PERIPH
SC_R_DSP	SC_C_OFS_SEL	1	Y	System address offset source select
SC_R_ENET_0	SC_C_CLKDIV	1	Y	ENET1 divided clock
SC_R_ENET_0	SC_C_DISABLE_125	1	Y	ENET1 125/25MHz clock disable
SC_R_ENET_0	SC_C_DISABLE_50	1	Y	ENET1 50MHz clock disable
SC_R_ENET_0	SC_C_IPG_STOP	1	Y	ENET1 IPG stop mode
SC_R_ENET_0	SC_C_SEL_125	1	Y	ENET1 125/25MHz ref clk sel
SC_R_ENET_0	SC_C_TXCLK	1	Y	ENET1 TXCLK selection
SC_R_ENET_1	SC_C_CLKDIV	1	Y	ENET2 divided clock
SC_R_ENET_1	SC_C_DISABLE_125	1	Y	ENET2 125/25MHz clock disable
SC_R_ENET_1	SC_C_DISABLE_50	1	Y	ENET2 50MHz clock disable
SC_R_ENET_1	SC_C_IPG_STOP	1	Y	ENET2 IPG stop mode
SC_R_ENET_1	SC_C_SEL_125	1	Y	ENET2 125/25MHz ref clk sel
SC_R_ENET_1	SC_C_TXCLK	1	Y	ENET2 TXCLK selection
SC_R_GPU_0_PID0	SC_C_ID	4	Y	Identifier
SC_R_MIPI_0	SC_C_DPI_RESET	1	Y	MIPI DSI DPI reset
SC_R_MIPI_0	SC_C_DUAL_MODE	1	Y	LVDS SS single/dual
SC_R_MIPI_0	SC_C_MIPI_RESET	1	Y	MIPI DSI escape reset
SC_R_MIPI_0	SC_C_MODE	1	Y	MIPI-DSI / LVDS mode
SC_R_MIPI_0	SC_C_PHY_RESET	1	Y	MIPI DSI byte reset (PHY reset)
SC_R_MIPI_0	SC_C_PXL_LINK_RATE_CORRECTION	2	Y	Slave pixel link rate correction
SC_R_MIPI_0	SC_C_PXL_LINK_SEL	1	Y	MIPI-DSI / LVDS pixel link select
SC_R_MIPI_1	SC_C_DPI_RESET	1	Y	MIPI DSI DPI reset
SC_R_MIPI_1	SC_C_DUAL_MODE	1	Y	LVDS SS single/dual
SC_R_MIPI_1	SC_C_MIPI_RESET	1	Y	MIPI DSI escape reset
SC_R_MIPI_1	SC_C_MODE	1	Y	MIPI-DSI / LVDS mode
SC_R_MIPI_1	SC_C_PHY_RESET	1	Y	MIPI DSI byte reset (PHY reset)
SC_R_MIPI_1	SC_C_PXL_LINK_RATE_CORRECTION	2	Y	Slave pixel link rate correction
SC_R_MIPI_1	SC_C_PXL_LINK_SEL	1	Y	MIPI-DSI / LVDS pixel link select
SC_R_MLB_0	SC_C_CLKDIV	3	Y	MLB PLL Multiplier (0 - refclk, 1, 2 and 4)
SC_R_MLB_0	SC_C_MODE	1	Y	0 - disable MLB PLL, 1 - Enable MLB PLL

Resource	Control	Width	Set	Description
SC_R_PMIC_0	SC_C_TEMP	8		Temperature sensor temp
SC_R_PMIC_0	SC_C_TEMP_HI	8	Y	Temperature sensor high limit alarm temp
SC_R_PMIC_1	SC_C_TEMP	8		Temperature sensor temp
SC_R_PMIC_1	SC_C_TEMP_HI	8	Y	Temperature sensor high limit alarm temp
SC_R_PMIC_2	SC_C_TEMP	8		Temperature sensor temp
SC_R_PMIC_2	SC_C_TEMP_HI	8	Y	Temperature sensor high limit alarm temp
SC_R_SDHC_0	SC_C_VOLTAGE	1	Y	uSDHC1 IO voltage
SC_R_SDHC_1	SC_C_VOLTAGE	1	Y	uSDHC2 IO voltage
SC_R_SDHC_2	SC_C_VOLTAGE	1	Y	uSDHC3 IO voltage
SC_R_SYSTEM	SC_C_ID	9		Chip ID and revision value
SC_R_SYSTEM	SC_C_MODE	8		Boot mode pads
SC_R_SYSTEM	SC_C_TEMP	16		Temperature sensor value
SC_R_SYSTEM	SC_C_TEMP_HI	16	Y	Temperature sensor high limit alarm value
SC_R_SYSTEM	SC_C_TEMP_LOW	16	Y	Temperature sensor low limit alarm value



## Chapter 8

# Pad List

The table below lists the pads available in the system (SoC specific). Pad is a parameter to several PAD API calls.

Note, if two pads are configured for the same IP signal, one is successful and the other will not get the signal. This prioritization is done in HW and some pads have a default mux setting to a signal that another pad can be set to. If SW tries to set the other pad to this setting, it may not make a connection if that pad is lower priority in the HW than the one that has this setting due to default. To resolve this, the SW has to move the conflicting pad to something other than the offending signal. This isn't always possible if the offending pad is owned by another partition. As a result, the SCFW changes the mux configuration of all the pads that could be in conflict to GPIO as those are never in conflict. Refer to the SC\_PAD\_INIT\_INIT define in the SoC-specific soc.h for a list of these pads.

See also

[\(SVC\) Pad Service](#)

Pad	Mux Options
SC_P_ADC_IN0	ADMA.ADC.IN0, M40.I2C0.SCL, M40.GPIO0.IO00, L↔SIO.GPIO1.IO10
SC_P_ADC_IN1	ADMA.ADC.IN1, M40.I2C0.SDA, M40.GPIO0.IO01, L↔SIO.GPIO1.IO09
SC_P_ADC_IN2	ADMA.ADC.IN2, M40.UART0.RX, M40.GPIO0.IO02, ADMA.ACM.MCLK_IN0, LSIO.GPIO1.IO12
SC_P_ADC_IN3	ADMA.ADC.IN3, M40.UART0.TX, M40.GPIO0.IO03, ADMA.ACM.MCLK_OUT0, LSIO.GPIO1.IO11
SC_P_ADC_IN4	ADMA.ADC.IN4, M40.TPM0.CH0, M40.GPIO0.IO04, LSIO.GPIO1.IO14
SC_P_ADC_IN5	ADMA.ADC.IN5, M40.TPM0.CH1, M40.GPIO0.IO05, LSIO.GPIO1.IO13
SC_P_COMP_CTL_GPIO_1V8_3V3_ENET_ENETB0	
SC_P_COMP_CTL_GPIO_1V8_3V3_ENET_ENETB1	
SC_P_COMP_CTL_GPIO_1V8_3V3_GPIOCT	
SC_P_COMP_CTL_GPIO_1V8_3V3_GPIOLH	
SC_P_COMP_CTL_GPIO_1V8_3V3_GPIORHB	
SC_P_COMP_CTL_GPIO_1V8_3V3_GPIORHD	
SC_P_COMP_CTL_GPIO_1V8_3V3_GPIORHK	

Pad	Mux Options
SC_P_COMP_CTL_GPIO_1V8_3V3_GPIORHT	
SC_P_COMP_CTL_GPIO_1V8_3V3_MIPIDSIGPIO	
SC_P_COMP_CTL_GPIO_1V8_3V3_PCIESEP	
SC_P_COMP_CTL_GPIO_1V8_3V3_QSPI0A	
SC_P_COMP_CTL_GPIO_1V8_3V3_QSPI0B	
SC_P_COMP_CTL_GPIO_1V8_3V3_SD1FIX0	
SC_P_COMP_CTL_GPIO_1V8_3V3_SD1FIX1	
SC_P_COMP_CTL_GPIO_1V8_3V3_VSEL3	
SC_P_COMP_CTL_GPIO_1V8_3V3_VSELSEP	
SC_P_COMP_CTL_GPIO_3V3_USB3IO	
SC_P_CSI_D00	CI_PI.D02, ADMA.SAI0.RXC
SC_P_CSI_D01	CI_PI.D03, ADMA.SAI0.RXD
SC_P_CSI_D02	CI_PI.D04, ADMA.SAI0.RXFS
SC_P_CSI_D03	CI_PI.D05, ADMA.SAI2.RXC
SC_P_CSI_D04	CI_PI.D06, ADMA.SAI2.RXD
SC_P_CSI_D05	CI_PI.D07, ADMA.SAI2.RXFS
SC_P_CSI_D06	CI_PI.D08, ADMA.SAI3.RXC
SC_P_CSI_D07	CI_PI.D09, ADMA.SAI3.RXD
SC_P_CSI_EN	CI_PI.EN, CI_PI.I2C.SCL, ADMA.I2C3.SCL, ADMA.S← PI1.SDI, LSIO.GPIO3.IO02
SC_P_CSI_HSYNC	CI_PI.HSYNC, CI_PI.D00, ADMA.SAI3.RXFS
SC_P_CSI_MCLK	CI_PI.MCLK, MIPI_CSI0.I2C0.SDA, ADMA.SPI1.SDO, LSIO.GPIO3.IO01
SC_P_CSI_PCLK	CI_PI.PCLK, MIPI_CSI0.I2C0.SCL, ADMA.SPI1.SCK, LSIO.GPIO3.IO00
SC_P_CSI_RESET	CI_PI.RESET, CI_PI.I2C.SDA, ADMA.I2C3.SDA, AD← MA.SPI1.CS0, LSIO.GPIO3.IO03
SC_P_CSI_VSYNC	CI_PI.VSYNC, CI_PI.D01
SC_P_CTL_NAND_DQS_P_N	
SC_P_CTL_NAND_RE_P_N	
SC_P_EMMC0_CLK	CONN.EMMC0.CLK, CONN.NAND.READY_B, LSIO.← GPIO4.IO07
SC_P_EMMC0_CMD	CONN.EMMC0.CMD, CONN.NAND.DQS, LSIO.GPI← O4.IO08
SC_P_EMMC0_DATA0	CONN.EMMC0.DATA0, CONN.NAND.DATA00, LSI← O.GPIO4.IO09
SC_P_EMMC0_DATA1	CONN.EMMC0.DATA1, CONN.NAND.DATA01, LSI← O.GPIO4.IO10
SC_P_EMMC0_DATA2	CONN.EMMC0.DATA2, CONN.NAND.DATA02, LSI← O.GPIO4.IO11
SC_P_EMMC0_DATA3	CONN.EMMC0.DATA3, CONN.NAND.DATA03, LSI← O.GPIO4.IO12
SC_P_EMMC0_DATA4	CONN.EMMC0.DATA4, CONN.NAND.DATA04, CON← N.EMMC0.WP, LSIO.GPIO4.IO13
SC_P_EMMC0_DATA5	CONN.EMMC0.DATA5, CONN.NAND.DATA05, CON← N.EMMC0.VSELECT, LSIO.GPIO4.IO14
SC_P_EMMC0_DATA6	CONN.EMMC0.DATA6, CONN.NAND.DATA06, CON← N.MLB.CLK, LSIO.GPIO4.IO15



Pad	Mux Options
SC_P_EMMC0_DATA7	CONN.EMMC0.DATA7, CONN.NAND.DATA07, CONN.MLB.SIG, LSIO.GPIO4.IO16
SC_P_EMMC0_RESET_B	CONN.EMMC0.RESET_B, CONN.NAND.WP_B, LSIO.GPIO4.IO18
SC_P_EMMC0_STROBE	CONN.EMMC0.STROBE, CONN.NAND.CLE, CONN.MLB.DATA, LSIO.GPIO4.IO17
SC_P_ENET0_MDC	CONN.ENET0.MDC, ADMA.I2C3.SCL, CONN.ENT1.MDC, LSIO.GPIO5.IO11
SC_P_ENET0_MDIO	CONN.ENET0.MDIO, ADMA.I2C3.SDA, CONN.ENT1.MDIO, LSIO.GPIO5.IO10
SC_P_ENET0_REFCLK_125M_25M	CONN.ENET0.REFCLK_125M_25M, CONN.ENET0.PPS, CONN.ENET1.PPS, LSIO.GPIO5.IO09
SC_P_ENET0_RGMII_RXC	CONN.ENET0.RGMII_RXC, CONN.MLB.DATA, CONN.NAND.WE_B, CONN.USDHC1.CLK, LSIO.GPIO5.IO03
SC_P_ENET0_RGMII_RXD0	CONN.ENET0.RGMII_RXD0, CONN.USDHC1.DATA0, LSIO.GPIO5.IO05
SC_P_ENET0_RGMII_RXD1	CONN.ENET0.RGMII_RXD1, CONN.USDHC1.DATA1, LSIO.GPIO5.IO06
SC_P_ENET0_RGMII_RXD2	CONN.ENET0.RGMII_RXD2, CONN.ENET0.RMII_RX_ER, CONN.USDHC1.DATA2, LSIO.GPIO5.IO07
SC_P_ENET0_RGMII_RXD3	CONN.ENET0.RGMII_RXD3, CONN.NAND.ALE, CONN.USDHC1.DATA3, LSIO.GPIO5.IO08
SC_P_ENET0_RGMII_RX_CTL	CONN.ENET0.RGMII_RX_CTL, CONN.USDHC1.CMD, LSIO.GPIO5.IO04
SC_P_ENET0_RGMII_TXC	CONN.ENET0.RGMII_TXC, CONN.ENET0.RCLK50M_OUT, CONN.ENET0.RCLK50M_IN, CONN.NAND.CE1_B, LSIO.GPIO4.IO29
SC_P_ENET0_RGMII_TXD0	CONN.ENET0.RGMII_TXD0, CONN.USDHC1.VSELECT, LSIO.GPIO4.IO31
SC_P_ENET0_RGMII_TXD1	CONN.ENET0.RGMII_TXD1, CONN.USDHC1.WP, LSIO.GPIO5.IO00
SC_P_ENET0_RGMII_TXD2	CONN.ENET0.RGMII_TXD2, CONN.MLB.CLK, CONN.NAND.CE0_B, CONN.USDHC1.CD_B, LSIO.GPIO5.IO01
SC_P_ENET0_RGMII_TXD3	CONN.ENET0.RGMII_TXD3, CONN.MLB.SIG, CONN.NAND.RE_B, LSIO.GPIO5.IO02
SC_P_ENET0_RGMII_TX_CTL	CONN.ENET0.RGMII_TX_CTL, CONN.USDHC1.RESET_B, LSIO.GPIO4.IO30
SC_P_ESAI0_FSR	ADMA.ESAI0.FSR, CONN.ENET1.RCLK50M_OUT, ADMA.LCDIF.D00, CONN.ENET1.RGMII_TXC, CONN.ENET1.RCLK50M_IN
SC_P_ESAI0_FST	ADMA.ESAI0.FST, CONN.MLB.CLK, ADMA.LCDIF.D01, CONN.ENET1.RGMII_TXD2, LSIO.GPIO0.IO01
SC_P_ESAI0_SCKR	ADMA.ESAI0.SCKR, ADMA.LCDIF.D02, CONN.ENT1.RGMII_TX_CTL, LSIO.GPIO0.IO02
SC_P_ESAI0_SCKT	ADMA.ESAI0.SCKT, CONN.MLB.SIG, ADMA.LCDIF.D03, CONN.ENET1.RGMII_TXD3, LSIO.GPIO0.IO03
SC_P_ESAI0_TX0	ADMA.ESAI0.TX0, CONN.MLB.DATA, ADMA.LCDIF.D04, CONN.ENET1.RGMII_RXC, LSIO.GPIO0.IO04

Pad	Mux Options
SC_P_ESAI0_TX1	ADMA.ESAI0.TX1, ADMA.LCDIF.D05, CONN.ENE← T1.RGMII_RXD3, LSIO.GPIO0.IO05
SC_P_ESAI0_TX2_RX3	ADMA.ESAI0.TX2_RX3, CONN.ENET1.RMII_RX_ER, ADMA.LCDIF.D06, CONN.ENET1.RGMII_RXD2, LSI← O.GPIO0.IO06
SC_P_ESAI0_TX3_RX2	ADMA.ESAI0.TX3_RX2, ADMA.LCDIF.D07, CONN.E← NET1.RGMII_RXD1, LSIO.GPIO0.IO07
SC_P_ESAI0_TX4_RX1	ADMA.ESAI0.TX4_RX1, ADMA.LCDIF.D08, CONN.E← NET1.RGMII_TXD0, LSIO.GPIO0.IO08
SC_P_ESAI0_TX5_RX0	ADMA.ESAI0.TX5_RX0, ADMA.LCDIF.D09, CONN.E← NET1.RGMII_TXD1, LSIO.GPIO0.IO09
SC_P_FLEXCAN0_RX	ADMA.FLEXCAN0.RX, ADMA.SAI2.RXC, ADMA.UA← RT0.RTS_B, ADMA.SAI1.TXC, LSIO.GPIO1.IO15
SC_P_FLEXCAN0_TX	ADMA.FLEXCAN0.TX, ADMA.SAI2.RXD, ADMA.UAR← T0.CTS_B, ADMA.SAI1.TXFS, LSIO.GPIO1.IO16
SC_P_FLEXCAN1_RX	ADMA.FLEXCAN1.RX, ADMA.SAI2.RXFS, ADMA.FT← M.CH2, ADMA.SAI1.TXD, LSIO.GPIO1.IO17
SC_P_FLEXCAN1_TX	ADMA.FLEXCAN1.TX, ADMA.SAI3.RXC, ADMA.DM← A0.REQ_IN0, ADMA.SAI1.RXD, LSIO.GPIO1.IO18
SC_P_FLEXCAN2_RX	ADMA.FLEXCAN2.RX, ADMA.SAI3.RXD, ADMA.UA← RT3.RX, ADMA.SAI1.RXFS, LSIO.GPIO1.IO19
SC_P_FLEXCAN2_TX	ADMA.FLEXCAN2.TX, ADMA.SAI3.RXFS, ADMA.UA← RT3.TX, ADMA.SAI1.RXC, LSIO.GPIO1.IO20
SC_P_JTAG_TRST_B	SCU.JTAG.TRST_B, SCU.WDOG0.WDOG_OUT
SC_P_MCLK_IN0	ADMA.ACM.MCLK_IN0, ADMA.ESAI0.RX_HF_CLK, ADMA.LCDIF.VSYNC, ADMA.SPI2.SDI, LSIO.GPIO0.← IO19
SC_P_MCLK_IN1	ADMA.ACM.MCLK_IN1, ADMA.I2C3.SDA, ADMA.LC← DIF.EN, ADMA.SPI2.SCK, ADMA.LCDIF.D17
SC_P_MCLK_OUT0	ADMA.ACM.MCLK_OUT0, ADMA.ESAI0.TX_HF_CLK, ADMA.LCDIF.CLK, ADMA.SPI2.SDO, LSIO.GPIO0.I← O20
SC_P_MIPI_CSI0_GPIO0_00	MIPI_CSI0.GPIO0.IO00, ADMA.I2C0.SCL, LSIO.GPI← O3.IO08
SC_P_MIPI_CSI0_GPIO0_01	MIPI_CSI0.GPIO0.IO01, ADMA.I2C0.SDA, LSIO.GPI← O3.IO07
SC_P_MIPI_CSI0_I2C0_SCL	MIPI_CSI0.I2C0.SCL, MIPI_CSI0.GPIO0.IO02, LSIO.← GPIO3.IO05
SC_P_MIPI_CSI0_I2C0_SDA	MIPI_CSI0.I2C0.SDA, MIPI_CSI0.GPIO0.IO03, LSIO.← GPIO3.IO06
SC_P_MIPI_CSI0_MCLK_OUT	MIPI_CSI0.ACM.MCLK_OUT, LSIO.GPIO3.IO04
SC_P_MIPI_DSI0_GPIO0_00	MIPI_DSI0.GPIO0.IO00, ADMA.I2C1.SCL, MIPI_DS← I0.PWM0.OUT, LSIO.GPIO1.IO27
SC_P_MIPI_DSI0_GPIO0_01	MIPI_DSI0.GPIO0.IO01, ADMA.I2C1.SDA, LSIO.GPI← O1.IO28
SC_P_MIPI_DSI0_I2C0_SCL	MIPI_DSI0.I2C0.SCL, MIPI_DSI1.GPIO0.IO02, LSIO.← GPIO1.IO25
SC_P_MIPI_DSI0_I2C0_SDA	MIPI_DSI0.I2C0.SDA, MIPI_DSI1.GPIO0.IO03, LSIO.← GPIO1.IO26
SC_P_MIPI_DSI1_GPIO0_00	MIPI_DSI1.GPIO0.IO00, ADMA.I2C2.SCL, MIPI_DS← I1.PWM0.OUT, LSIO.GPIO1.IO31

Pad	Mux Options
SC_P_MIPI_DSI1_GPIO0_01	MIPI_DSI1.GPIO0.IO01, ADMA.I2C2.SDA, LSIO.GPIO↔O2.IO00
SC_P_MIPI_DSI1_I2C0_SCL	MIPI_DSI1.I2C0.SCL, MIPI_DSI0.GPIO0.IO02, LSIO.↔GPIO1.IO29
SC_P_MIPI_DSI1_I2C0_SDA	MIPI_DSI1.I2C0.SDA, MIPI_DSI0.GPIO0.IO03, LSIO.↔GPIO1.IO30
SC_P_PCIE_CTRL0_CLKREQ_B	HSIO.PCIE0.CLKREQ_B, LSIO.GPIO4.IO01
SC_P_PCIE_CTRL0_PERST_B	HSIO.PCIE0.PERST_B, LSIO.GPIO4.IO00
SC_P_PCIE_CTRL0_WAKE_B	HSIO.PCIE0.WAKE_B, LSIO.GPIO4.IO02
SC_P_PMIC_I2C_SCL	SCU.PMIC_I2C.SCL, SCU.GPIO0.IOXX_PMIC_A35_↔ON, LSIO.GPIO2.IO01
SC_P_PMIC_I2C_SDA	SCU.PMIC_I2C.SDA, SCU.GPIO0.IOXX_PMIC_GPU↔_ON, LSIO.GPIO2.IO02
SC_P_PMIC_INT_B	SCU.DSC.PMIC_INT_B
SC_P_QSPI0A_DATA0	LSIO.QSPI0A.DATA0, LSIO.GPIO3.IO09
SC_P_QSPI0A_DATA1	LSIO.QSPI0A.DATA1, LSIO.GPIO3.IO10
SC_P_QSPI0A_DATA2	LSIO.QSPI0A.DATA2, LSIO.GPIO3.IO11
SC_P_QSPI0A_DATA3	LSIO.QSPI0A.DATA3, LSIO.GPIO3.IO12
SC_P_QSPI0A_DQS	LSIO.QSPI0A.DQS, LSIO.GPIO3.IO13
SC_P_QSPI0A_SCLK	LSIO.QSPI0A.SCLK, LSIO.GPIO3.IO16
SC_P_QSPI0A_SS0_B	LSIO.QSPI0A.SS0_B, LSIO.GPIO3.IO14
SC_P_QSPI0A_SS1_B	LSIO.QSPI0A.SS1_B, LSIO.GPIO3.IO15
SC_P_QSPI0B_DATA0	LSIO.QSPI0B.DATA0, LSIO.QSPI1A.DATA0, LSIO.K↔PP0.COL1, LSIO.GPIO3.IO18
SC_P_QSPI0B_DATA1	LSIO.QSPI0B.DATA1, LSIO.QSPI1A.DATA1, LSIO.K↔PP0.COL2, LSIO.GPIO3.IO19
SC_P_QSPI0B_DATA2	LSIO.QSPI0B.DATA2, LSIO.QSPI1A.DATA2, LSIO.K↔PP0.COL3, LSIO.GPIO3.IO20
SC_P_QSPI0B_DATA3	LSIO.QSPI0B.DATA3, LSIO.QSPI1A.DATA3, LSIO.K↔PP0.ROW0, LSIO.GPIO3.IO21
SC_P_QSPI0B_DQS	LSIO.QSPI0B.DQS, LSIO.QSPI1A.DQS, LSIO.KPP0.↔ROW1, LSIO.GPIO3.IO22
SC_P_QSPI0B_SCLK	LSIO.QSPI0B.SCLK, LSIO.QSPI1A.SCLK, LSIO.KP↔P0.COL0, LSIO.GPIO3.IO17
SC_P_QSPI0B_SS0_B	LSIO.QSPI0B.SS0_B, LSIO.QSPI1A.SS0_B, LSIO.KP↔P0.ROW2, LSIO.GPIO3.IO23
SC_P_QSPI0B_SS1_B	LSIO.QSPI0B.SS1_B, LSIO.QSPI1A.SS1_B, LSIO.KP↔P0.ROW3, LSIO.GPIO3.IO24
SC_P_SAI0_RXD	ADMA.SAI0.RXD, ADMA.SAI1.RXFS, ADMA.SPI1.CS0, ADMA.LCDIF.D20, LSIO.GPIO0.IO27
SC_P_SAI0_TXC	ADMA.SAI0.TXC, ADMA.SAI1.TXD, ADMA.SPI1.SDI, ADMA.LCDIF.D19, LSIO.GPIO0.IO26
SC_P_SAI0_TXD	ADMA.SAI0.TXD, ADMA.SAI1.RXC, ADMA.SPI1.SDO, ADMA.LCDIF.D18, LSIO.GPIO0.IO25
SC_P_SAI0_TXFS	ADMA.SAI0.TXFS, ADMA.SPI2.CS1, ADMA.SPI1.SCK, LSIO.GPIO0.IO28
SC_P_SAI1_RXC	ADMA.SAI1.RXC, ADMA.SAI1.TXC, ADMA.LCDIF.D22, LSIO.GPIO0.IO30

Pad	Mux Options
SC_P_SAI1_RXD	ADMA.SAI1.RXD, ADMA.SAI0.RXFS, ADMA.SPI1.CS1, ADMA.LCDIF.D21, LSIO.GPIO0.IO29
SC_P_SAI1_RXFS	ADMA.SAI1.RXFS, ADMA.SAI1.TXFS, ADMA.LCDIF.D23, LSIO.GPIO0.IO31
SC_P_SCU_BOOT_MODE0	SCU.DSC.BOOT_MODE0
SC_P_SCU_BOOT_MODE1	SCU.DSC.BOOT_MODE1
SC_P_SCU_BOOT_MODE2	SCU.DSC.BOOT_MODE2, SCU.PMIC_I2C.SDA
SC_P_SCU_BOOT_MODE3	SCU.DSC.BOOT_MODE3, SCU.PMIC_I2C.SCL, SCU.U.DSC.RTC_CLOCK_OUTPUT_32K
SC_P_SCU_GPIO0_00	SCU.GPIO0.IO00, SCU.UART0.RX, M40.UART0.RX, ADMA.UART3.RX, LSIO.GPIO2.IO03
SC_P_SCU_GPIO0_01	SCU.GPIO0.IO01, SCU.UART0.TX, M40.UART0.TX, ADMA.UART3.TX, SCU.WDOG0.WDOG_OUT
SC_P_SCU_PMIC_STANDBY	SCU.DSC.PMIC_STANDBY
SC_P_SPDIF0_EXT_CLK	ADMA.SPDIFF0.EXT_CLK, ADMA.LCDIF.D12, CONN.ENET1.REFCLK_125M_25M, LSIO.GPIO0.IO12
SC_P_SPDIF0_RX	ADMA.SPDIFF0.RX, ADMA.MQS.R, ADMA.LCDIF.D10, CONN.ENET1.RGMII_RXD0, LSIO.GPIO0.IO10
SC_P_SPDIF0_TX	ADMA.SPDIFF0.TX, ADMA.MQS.L, ADMA.LCDIF.D11, CONN.ENET1.RGMII_RX_CTL, LSIO.GPIO0.IO11
SC_P_SPI0_CS0	ADMA.SPI0.CS0, ADMA.SAI0.RXD, M40.TPM0.CH1, M40.GPIO0.IO03, LSIO.GPIO1.IO08
SC_P_SPI0_CS1	ADMA.SPI0.CS1, ADMA.SAI0.RXC, ADMA.SAI1.TXD, ADMA.LCD_PWM0.OUT, LSIO.GPIO1.IO07
SC_P_SPI0_SCK	ADMA.SPI0.SCK, ADMA.SAI0.TXC, M40.I2C0.SCL, M40.GPIO0.IO00, LSIO.GPIO1.IO04
SC_P_SPI0_SDI	ADMA.SPI0.SDI, ADMA.SAI0.TXD, M40.TPM0.CH0, M40.GPIO0.IO02, LSIO.GPIO1.IO05
SC_P_SPI0_SDO	ADMA.SPI0.SDO, ADMA.SAI0.TXFS, M40.I2C0.SDA, M40.GPIO0.IO01, LSIO.GPIO1.IO06
SC_P_SPI2_CS0	ADMA.SPI2.CS0, LSIO.GPIO1.IO00
SC_P_SPI2_SCK	ADMA.SPI2.SCK, LSIO.GPIO1.IO03
SC_P_SPI2_SDI	ADMA.SPI2.SDI, LSIO.GPIO1.IO02
SC_P_SPI2_SDO	ADMA.SPI2.SDO, LSIO.GPIO1.IO01
SC_P_SPI3_CS0	ADMA.SPI3.CS0, ADMA.ACM.MCLK_OUT1, ADMA.LCDIF.HSYNC, LSIO.GPIO0.IO16
SC_P_SPI3_CS1	ADMA.SPI3.CS1, ADMA.I2C3.SCL, ADMA.LCDIF.RESET, ADMA.SPI2.CS0, ADMA.LCDIF.D16
SC_P_SPI3_SCK	ADMA.SPI3.SCK, ADMA.LCDIF.D13, LSIO.GPIO0.IO13
SC_P_SPI3_SDI	ADMA.SPI3.SDI, ADMA.LCDIF.D15, LSIO.GPIO0.IO15
SC_P_SPI3_SDO	ADMA.SPI3.SDO, ADMA.LCDIF.D14, LSIO.GPIO0.IO14
SC_P_UART0_RX	ADMA.UART0.RX, ADMA.MQS.R, ADMA.FLEXCAN0.RX, SCU.UART0.RX, LSIO.GPIO1.IO21
SC_P_UART0_TX	ADMA.UART0.TX, ADMA.MQS.L, ADMA.FLEXCAN0.TX, SCU.UART0.TX, LSIO.GPIO1.IO22
SC_P_UART1_CTS_B	ADMA.UART1.CTS_B, LSIO.PWM3.OUT, ADMA.LCDIF.D17, LSIO.GPT1.COMPARE, LSIO.GPIO0.IO24
SC_P_UART1_RTS_B	ADMA.UART1.RTS_B, LSIO.PWM2.OUT, ADMA.LCDIF.D16, LSIO.GPT1.CAPTURE, LSIO.GPT0.CLK

Pad	Mux Options
SC_P_UART1_RX	ADMA.UART1.RX, LSIO.PWM1.OUT, LSIO.GPT0.CO← MPARE, LSIO.GPT1.CLK, LSIO.GPIO0.IO22
SC_P_UART1_TX	ADMA.UART1.TX, LSIO.PWM0.OUT, LSIO.GPT0.CA← PTURE, LSIO.GPIO0.IO21
SC_P_UART2_RX	ADMA.UART2.RX, ADMA.FTM.CH0, ADMA.FLEXCA← N1.RX, LSIO.GPIO1.IO24
SC_P_UART2_TX	ADMA.UART2.TX, ADMA.FTM.CH1, ADMA.FLEXCA← N1.TX, LSIO.GPIO1.IO23
SC_P_USB_SS3_TC0	ADMA.I2C1.SCL, CONN.USB_OTG1.PWR, CONN.U← SB_OTG2.PWR, LSIO.GPIO4.IO03
SC_P_USB_SS3_TC1	ADMA.I2C1.SCL, CONN.USB_OTG2.PWR, LSIO.GP← IO4.IO04
SC_P_USB_SS3_TC2	ADMA.I2C1.SDA, CONN.USB_OTG1.OC, CONN.US← B_OTG2.OC, LSIO.GPIO4.IO05
SC_P_USB_SS3_TC3	ADMA.I2C1.SDA, CONN.USB_OTG2.OC, LSIO.GPI← O4.IO06
SC_P_USDHC1_CD_B	CONN.USDHC1.CD_B, CONN.NAND.DQS_P, ADM← A.SPI2.CS0, CONN.NAND.DQS, LSIO.GPIO4.IO22
SC_P_USDHC1_CLK	CONN.USDHC1.CLK, ADMA.UART3.RX, LSIO.GPI← O4.IO23
SC_P_USDHC1_CMD	CONN.USDHC1.CMD, CONN.NAND.CE0_B, ADMA.← MQS.R, LSIO.GPIO4.IO24
SC_P_USDHC1_DATA0	CONN.USDHC1.DATA0, CONN.NAND.CE1_B, ADM← A.MQS.L, LSIO.GPIO4.IO25
SC_P_USDHC1_DATA1	CONN.USDHC1.DATA1, CONN.NAND.RE_B, ADM← A.UART3.TX, LSIO.GPIO4.IO26
SC_P_USDHC1_DATA2	CONN.USDHC1.DATA2, CONN.NAND.WE_B, ADM← A.UART3.CTS_B, LSIO.GPIO4.IO27
SC_P_USDHC1_DATA3	CONN.USDHC1.DATA3, CONN.NAND.ALE, ADMA.← UART3.RTS_B, LSIO.GPIO4.IO28
SC_P_USDHC1_RESET_B	CONN.USDHC1.RESET_B, CONN.NAND.RE_N, AD← MA.SPI2.SCK, LSIO.GPIO4.IO19
SC_P_USDHC1_VSELECT	CONN.USDHC1.VSELECT, CONN.NAND.RE_P, AD← MA.SPI2.SDO, CONN.NAND.RE_B, LSIO.GPIO4.IO20
SC_P_USDHC1_WP	CONN.USDHC1.WP, CONN.NAND.DQS_N, ADMA.S← PI2.SDI, LSIO.GPIO4.IO21



## Chapter 9

# RPC Protocol

Clients of the SCFW make function calls using a Remote Procedure Call (RPC) mechanism. This is constructed on top of an Inter-Processor Communication (IPC) layer. The RPC mechanism is independent of the IPC mechanism. All that is required is that the IPC mechanism can send and receive messages consisting of a series of 32-bit words. Message lengths can vary between different APIs but are fixed for a specific API.

### Remote Procedure Call

The RPC implementation is all generated via script. Interface Description Language (IDL) lines exist in the API header files to describe the calling conventions of each API call. This supports integer and unsigned values of 8-, 16-, 32-, and 64-bit sizes. Special provisions are also provided for boolean types and error returns. Float is not supported.

The RPC mechanism is synchronous. Almost all API calls construct a series of 32-bit words to form a request, send the request, receive a response, deconstruct the response (also a series of 32-bit words), and return to the caller. The corresponding function on the SCFW side (server side) is not called until a complete valid request is received.

Messages consist of a header followed by a variable number of parameter words. Parameter words are packed starting with the largest parameters. Parameters passed by pointer may exist in the send request and the response depending on how they are defined in the IDL (in, out, both). Empty slots are undefined and may not be 0.

The header is a single 32-bit word consisting of four bytes:

- **version** - the protocol version
- **size** - size of the message in words including the header
- **svc** - service index
- **func** - function index within the service

Note for return messages, `svc=1U`. Also, to minimize the number of words in the return value, `func` is replaced by the return value if it is an 8-bit type.

## Inter-Processor Communication

The primary IPC mechanism implemented by the SCFW is via Message Unit (MU) IP (up to eight of them).

The MU has four TX and four RX registers, each capable of generating an interrupt. The SCFW IPC uses all four to create a single channel in both directions.

All message start with the first MU TX register. Words are written into successive registers and wrap back to the first if the message is greater than four words. Transmission blocks if the next TX register is not empty. The response is handled the same way. It always starts with the first RX register and wraps if the message is longer than four words. Transmission blocks if the next RX register is empty. On the SCFW-side, this is all interrupt driven. The message is buffered (per MU) and the API call into the SCFW only occurs when a complete valid request is received.

There is also an IPC mechanism implemented via UART as part of the SCFW debug monitor. This can be used to write test code that runs on a host connected via the SCU UART.

## Porting

The SCFW porting kit contains ports of the SCFW client API for ATF, FreeRTOS, Linux, QNX, and u-boot. All implement the same API and protocol. The variations involve license, directory structure, file names, and include paths.

```
scfw_export_atf.tar.gz
scfw_export_freertos.tar.gz
scfw_export_linux.tar.gz
scfw_export_qnx.tar.gz
scfw_export_uboot.tar.gz
```

Integrating the API involves implementing the IPC layer. This primarily involves implementing:

```
void sc_call_rpc(sc_ipc_t ipc, sc_rpc_msg_t *msg, sc_bool_t no_resp)
```

This function should send the message pointed to by msg via an MU (identified by ipc), word by word. If no\_resp is SC\_FALSE then it should wait on a response and return it in the same structure pointed to by msg. sc\_call\_rpc() must be atomic and often requires a semaphore to insure this is the case. The size of the message is in the message itself. The IPC implementation can be interrupt or poll driven, directly to the MU or via an MU driver.

The IPC layer typically implements functions like:

```
sc_err_t sc_ipc_open(sc_ipc_t *ipc, sc_ipc_id_t id)
void sc_ipc_close(sc_ipc_t ipc)
void sc_ipc_read(sc_ipc_t ipc, void *data)
void sc_ipc_write(sc_ipc_t ipc, const void *data)
```

but that is up to the implementer. All that the SCFW API requires is that sc\_call\_rpc() be implemented.



## API Message Formats

Below is a list of all API calls and their message formats to send a request and receive a response. A select few API calls do not return a response (self reset and reboot functions).

Messages are expected to be in little-endian format. The description accounts for this in the location of the parameter but within a parameter bytes may be in a reverse order depending on how the protocol is examined.

### sc\_pm\_set\_sys\_power\_mode()

Send

w[0]	func=19U	svc=2U	size=2U	ver=1U
w[1]				mode

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

### sc\_pm\_set\_partition\_power\_mode()

Send

w[0]	func=1U	svc=2U	size=2U	ver=1U
w[1]			mode	pt

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

### sc\_pm\_get\_sys\_power\_mode()

Send

w[0]	func=2U	svc=2U	size=2U	ver=1U
w[1]				pt

Receive

w[0]	return	svc=1U	size=2U	ver=1U
w[1]				mode

**sc\_pm\_set\_resource\_power\_mode()**

Send

w[0]	func=3U	svc=2U	size=2U	ver=1U
w[1]		mode	resource	

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_pm\_set\_resource\_power\_mode\_all()**

Send

w[0]	func=22U	svc=2U	size=2U	ver=1U
w[1]	mode	pt	exclude	

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_pm\_get\_resource\_power\_mode()**

Send

w[0]	func=4U	svc=2U	size=2U	ver=1U
w[1]			resource	

Receive

w[0]	return	svc=1U	size=2U	ver=1U
w[1]				mode

**sc\_pm\_req\_low\_power\_mode()**

Send

w[0]	func=16U	svc=2U	size=2U	ver=1U
w[1]		mode	resource	

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_pm\_req\_cpu\_low\_power\_mode()**

Send

w[0]	func=20U	svc=2U	size=2U	ver=1U
w[1]	wake_src	mode	resource	

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_pm\_set\_cpu\_resume\_addr()**

Send

w[0]	func=17U	svc=2U	size=4U	ver=1U
w[1]	address (MSW)			
w[2]	address (LSW)			
w[3]			resource	

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_pm\_set\_cpu\_resume()**

Send

w[0]	func=21U	svc=2U	size=4U	ver=1U
w[1]	address (MSW)			
w[2]	address (LSW)			
w[3]		isPrimary	resource	

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_pm\_req\_sys\_if\_power\_mode()**

Send

w[0]	func=18U	svc=2U	size=3U	ver=1U
w[1]	hpm	sys_if	resource	

w[2]				lpm	
------	--	--	--	-----	--

Receive

w[0]	return	svc=1U	size=1U	ver=1U	
------	--------	--------	---------	--------	--

**sc\_pm\_set\_clock\_rate()**

Send

w[0]	func=5U	svc=2U	size=3U	ver=1U	
w[1]			rate		
w[2]		clk		resource	

Receive

w[0]	return	svc=1U	size=2U	ver=1U	
w[1]			rate		

**sc\_pm\_get\_clock\_rate()**

Send

w[0]	func=6U	svc=2U	size=2U	ver=1U	
w[1]		clk		resource	

Receive

w[0]	return	svc=1U	size=2U	ver=1U	
w[1]			rate		

**sc\_pm\_clock\_enable()**

Send

w[0]	func=7U	svc=2U	size=3U	ver=1U	
w[1]	enable	clk		resource	
w[2]				autog	

Receive

w[0]	return	svc=1U	size=1U	ver=1U	
------	--------	--------	---------	--------	--

**sc\_pm\_set\_clock\_parent()**

Send

w[0]	func=14U	svc=2U	size=2U	ver=1U
w[1]	parent	clk	resource	

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_pm\_get\_clock\_parent()**

Send

w[0]	func=15U	svc=2U	size=2U	ver=1U
w[1]		clk	resource	

Receive

w[0]	return	svc=1U	size=2U	ver=1U
w[1]				parent

**sc\_pm\_reset()**

Send

w[0]	func=13U	svc=2U	size=2U	ver=1U
w[1]				type

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_pm\_reset\_reason()**

Send

w[0]	func=10U	svc=2U	size=1U	ver=1U
------	----------	--------	---------	--------

Receive

w[0]	return	svc=1U	size=2U	ver=1U
w[1]				reason

**sc\_pm\_get\_reset\_part()**

Send

w[0]	func=26U	svc=2U	size=1U	ver=1U
------	----------	--------	---------	--------

Receive

w[0]	return	svc=1U	size=2U	ver=1U
w[1]				pt

**sc\_pm\_boot()**

Send

w[0]	func=8U	svc=2U	size=5U	ver=1U
w[1]	boot_addr (MSW)			
w[2]	boot_addr (LSW)			
w[3]	resource_mu		resource_cpu	
w[4]		pt	resource_dev	

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_pm\_set\_boot\_parm()**

Send

w[0]	func=27U	svc=2U	size=5U	ver=1U
w[1]	boot_addr (MSW)			
w[2]	boot_addr (LSW)			
w[3]	resource_mu		resource_cpu	
w[4]			resource_dev	

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_pm\_reboot()**

Send

w[0]	func=9U	svc=2U	size=2U	ver=1U
w[1]				type

**sc\_pm\_reboot\_partition()**

Send

w[0]	func=12U	svc=2U	size=2U	ver=1U
w[1]			type	pt

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_pm\_reboot\_continue()**

Send

w[0]	func=25U	svc=2U	size=2U	ver=1U
w[1]				pt

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_pm\_cpu\_start()**

Send

w[0]	func=11U	svc=2U	size=4U	ver=1U
w[1]	address (MSW)			
w[2]	address (LSW)			
w[3]		enable	resource	

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_pm\_cpu\_reset()**

Send

w[0]	func=23U	svc=2U	size=4U	ver=1U
w[1]	address (MSW)			
w[2]	address (LSW)			
w[3]			resource	

**sc\_pm\_is\_partition\_started()**

Send

w[0]	func=24U	svc=2U	size=2U	ver=1U
w[1]				pt

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_rm\_partition\_alloc()**

Send

w[0]	func=1U	svc=3U	size=3U	ver=1U
w[1]	grant	restricted	isolated	secure
w[2]				coherent

Receive

w[0]	return	svc=1U	size=2U	ver=1U
w[1]				pt

**sc\_rm\_set\_confidential()**

Send

w[0]	func=31U	svc=3U	size=2U	ver=1U
w[1]			retro	pt

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_rm\_partition\_free()**

Send

w[0]	func=2U	svc=3U	size=2U	ver=1U
w[1]				pt

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------



**sc\_rm\_get\_did()**

Send

w[0]	func=26U	svc=3U	size=1U	ver=1U
------	----------	--------	---------	--------

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_rm\_partition\_static()**

Send

w[0]	func=3U	svc=3U	size=2U	ver=1U
w[1]			did	pt

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_rm\_partition\_lock()**

Send

w[0]	func=4U	svc=3U	size=2U	ver=1U
w[1]				pt

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_rm\_get\_partition()**

Send

w[0]	func=5U	svc=3U	size=1U	ver=1U
------	---------	--------	---------	--------

Receive

w[0]	return	svc=1U	size=2U	ver=1U
w[1]				pt

**sc\_rm\_set\_parent()**

Send

w[0]	func=6U	svc=3U	size=2U	ver=1U
w[1]			pt_parent	pt

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_rm\_move\_all()**

Send

w[0]	func=7U	svc=3U	size=2U	ver=1U
w[1]	move_pads	move_rsrc	pt_dst	pt_src

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_rm\_assign\_resource()**

Send

w[0]	func=8U	svc=3U	size=2U	ver=1U
w[1]		pt	resource	

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_rm\_set\_resource\_movable()**

Send

w[0]	func=9U	svc=3U	size=3U	ver=1U
w[1]	resource_lst		resource_fst	
w[2]				movable

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_rm\_set\_subsys\_rsrc\_movable()**

Send

w[0]	func=28U	svc=3U	size=2U	ver=1U
w[1]		movable	resource	

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_rm\_set\_master\_attributes()**

Send

w[0]	func=10U	svc=3U	size=3U	ver=1U
w[1]	pa	sa	resource	
w[2]			smmu_bypass	

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_rm\_set\_master\_sid()**

Send

w[0]	func=11U	svc=3U	size=2U	ver=1U
w[1]	sid	resource		

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_rm\_set\_peripheral\_permissions()**

Send

w[0]	func=12U	svc=3U	size=2U	ver=1U
w[1]	perm	pt	resource	

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_rm\_is\_resource\_owned()**

Send

w[0]	func=13U	svc=3U	size=2U	ver=1U
w[1]			resource	

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_rm\_get\_resource\_owner()**

Send

w[0]	func=33U	svc=3U	size=2U	ver=1U
w[1]			resource	

Receive

w[0]	return	svc=1U	size=2U	ver=1U
w[1]				pt

**sc\_rm\_is\_resource\_master()**

Send

w[0]	func=14U	svc=3U	size=2U	ver=1U
w[1]			resource	

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_rm\_is\_resource\_peripheral()**

Send

w[0]	func=15U	svc=3U	size=2U	ver=1U
w[1]			resource	

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_rm\_get\_resource\_info()**

Send

w[0]	func=16U	svc=3U	size=2U	ver=1U
w[1]			resource	

Receive

w[0]	return	svc=1U	size=2U	ver=1U
w[1]			sid	

**sc\_rm\_memreg\_alloc()**

Send

w[0]	func=17U	svc=3U	size=5U	ver=1U
w[1]		addr_start (MSW)		
w[2]		addr_start (LSW)		
w[3]		addr_end (MSW)		
w[4]		addr_end (LSW)		

Receive

w[0]	return	svc=1U	size=2U	ver=1U
w[1]				mr

**sc\_rm\_memreg\_split()**

Send

w[0]	func=29U	svc=3U	size=6U	ver=1U
w[1]		addr_start (MSW)		
w[2]		addr_start (LSW)		
w[3]		addr_end (MSW)		
w[4]		addr_end (LSW)		
w[5]				mr

Receive

w[0]	return	svc=1U	size=2U	ver=1U
w[1]				mr_ret

**sc\_rm\_memreg\_frag()**

Send

w[0]	func=32U	svc=3U	size=5U	ver=1U
w[1]	addr_start (MSW)			
w[2]	addr_start (LSW)			
w[3]	addr_end (MSW)			
w[4]	addr_end (LSW)			

Receive

w[0]	return	svc=1U	size=2U	ver=1U
w[1]				mr_ret

**sc\_rm\_memreg\_free()**

Send

w[0]	func=18U	svc=3U	size=2U	ver=1U
w[1]				mr

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_rm\_find\_memreg()**

Send

w[0]	func=30U	svc=3U	size=5U	ver=1U
w[1]	addr_start (MSW)			
w[2]	addr_start (LSW)			
w[3]	addr_end (MSW)			
w[4]	addr_end (LSW)			

Receive

w[0]	return	svc=1U	size=2U	ver=1U
w[1]				mr

**sc\_rm\_assign\_memreg()**

Send

w[0]	func=19U	svc=3U	size=2U	ver=1U
w[1]			mr	pt

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_rm\_set\_memreg\_permissions()**

Send

w[0]	func=20U	svc=3U	size=2U	ver=1U
w[1]		perm	pt	mr

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_rm\_is\_memreg\_owned()**

Send

w[0]	func=21U	svc=3U	size=2U	ver=1U
w[1]				mr

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_rm\_get\_memreg\_info()**

Send

w[0]	func=22U	svc=3U	size=2U	ver=1U
w[1]				mr

Receive

w[0]	return	svc=1U	size=5U	ver=1U
w[1]		addr_start (MSW)		
w[2]		addr_start (LSW)		
w[3]		addr_end (MSW)		
w[4]		addr_end (LSW)		

**sc\_rm\_assign\_pad()**

Send

w[0]	func=23U	svc=3U	size=2U	ver=1U
w[1]		pt	pad	

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_rm\_set\_pad\_movable()**

Send

w[0]	func=24U	svc=3U	size=3U	ver=1U
w[1]	pad_lst		pad_fst	
w[2]				movable

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_rm\_is\_pad\_owned()**

Send

w[0]	func=25U	svc=3U	size=2U	ver=1U
w[1]				pad

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_rm\_dump()**

Send

w[0]	func=27U	svc=3U	size=1U	ver=1U
------	----------	--------	---------	--------

Receive

w[0]		svc=1U	size=1U	ver=1U
------	--	--------	---------	--------



**sc\_timer\_set\_wdog\_timeout()**

Send

w[0]	func=1U	svc=5U	size=2U	ver=1U
w[1]	timeout			

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_timer\_set\_wdog\_pre\_timeout()**

Send

w[0]	func=12U	svc=5U	size=2U	ver=1U
w[1]	pre_timeout			

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_timer\_start\_wdog()**

Send

w[0]	func=2U	svc=5U	size=2U	ver=1U
w[1]	lock			

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_timer\_stop\_wdog()**

Send

w[0]	func=3U	svc=5U	size=1U	ver=1U
------	---------	--------	---------	--------

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_timer\_ping\_wdog()**

Send

w[0]	func=4U	svc=5U	size=1U	ver=1U
------	---------	--------	---------	--------

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_timer\_get\_wdog\_status()**

Send

w[0]	func=5U	svc=5U	size=1U	ver=1U
------	---------	--------	---------	--------

Receive

w[0]	return	svc=1U	size=4U	ver=1U
w[1]	timeout			
w[2]	max_timeout			
w[3]	remaining_time			

**sc\_timer\_pt\_get\_wdog\_status()**

Send

w[0]	func=13U	svc=5U	size=2U	ver=1U
w[1]				pt

Receive

w[0]	return	svc=1U	size=4U	ver=1U
w[1]	timeout			
w[2]	remaining_time			
w[3]				enb

**sc\_timer\_set\_wdog\_action()**

Send

w[0]	func=10U	svc=5U	size=2U	ver=1U
w[1]			action	pt

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_timer\_set\_rtc\_time()**

Send

w[0]	func=6U	svc=5U	size=3U	ver=1U
w[1]	day	mon	year	
w[2]		sec	min	hour

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_timer\_get\_rtc\_time()**

Send

w[0]	func=7U	svc=5U	size=1U	ver=1U
------	---------	--------	---------	--------

Receive

w[0]	return	svc=1U	size=3U	ver=1U
w[1]	day	mon	year	
w[2]		sec	min	hour

**sc\_timer\_get\_rtc\_sec1970()**

Send

w[0]	func=9U	svc=5U	size=1U	ver=1U
------	---------	--------	---------	--------

Receive

w[0]	return	svc=1U	size=2U	ver=1U
w[1]	sec			

**sc\_timer\_set\_rtc\_alarm()**

Send

w[0]	func=8U	svc=5U	size=3U	ver=1U
w[1]	day	mon	year	
w[2]		sec	min	hour

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_timer\_set\_rtc\_periodic\_alarm()**

Send

w[0]	func=14U	svc=5U	size=2U	ver=1U
w[1]	sec			

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_timer\_cancel\_rtc\_alarm()**

Send

w[0]	func=15U	svc=5U	size=1U	ver=1U
------	----------	--------	---------	--------

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_timer\_set\_rtc\_calb()**

Send

w[0]	func=11U	svc=5U	size=2U	ver=1U
w[1]				count

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_timer\_set\_sysctr\_alarm()**

Send

w[0]	func=16U	svc=5U	size=3U	ver=1U
w[1]	ticks (MSW)			
w[2]	ticks (LSW)			

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_timer\_set\_sysctr\_periodic\_alarm()**

Send

w[0]	func=17U	svc=5U	size=3U	ver=1U
w[1]	ticks (MSW)			
w[2]	ticks (LSW)			

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_timer\_cancel\_sysctr\_alarm()**

Send

w[0]	func=18U	svc=5U	size=1U	ver=1U
------	----------	--------	---------	--------

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_pad\_set\_mux()**

Send

w[0]	func=1U	svc=6U	size=3U	ver=1U
w[1]	config	mux	pad	
w[2]				iso

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_pad\_get\_mux()**

Send

w[0]	func=6U	svc=6U	size=2U	ver=1U
w[1]			pad	

Receive

w[0]	return	svc=1U	size=2U	ver=1U
w[1]		iso	config	mux

**sc\_pad\_set\_gp()**

Send

w[0]	func=2U	svc=6U	size=3U	ver=1U
w[1]	ctrl			
w[2]	pad			

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_pad\_get\_gp()**

Send

w[0]	func=7U	svc=6U	size=2U	ver=1U
w[1]	pad			

Receive

w[0]	return	svc=1U	size=2U	ver=1U
w[1]	ctrl			

**sc\_pad\_set\_wakeup()**

Send

w[0]	func=4U	svc=6U	size=2U	ver=1U
w[1]	wakeup	pad		

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_pad\_get\_wakeup()**

Send

w[0]	func=9U	svc=6U	size=2U	ver=1U
w[1]	pad			

Receive

w[0]	return	svc=1U	size=2U	ver=1U
w[1]	wakeup			

**sc\_pad\_set\_all()**

Send

w[0]	func=5U	svc=6U	size=4U	ver=1U
w[1]	ctrl			
w[2]	config	mux	pad	
w[3]			wakeup	iso

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_pad\_get\_all()**

Send

w[0]	func=10U	svc=6U	size=2U	ver=1U
w[1]			pad	

Receive

w[0]	return	svc=1U	size=3U	ver=1U
w[1]	ctrl			
w[2]	wakeup	iso	config	mux

**sc\_pad\_set()**

Send

w[0]	func=15U	svc=6U	size=3U	ver=1U
w[1]	val			
w[2]			pad	

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_pad\_get()**

Send

w[0]	func=16U	svc=6U	size=2U	ver=1U
------	----------	--------	---------	--------

w[1]				pad	
------	--	--	--	-----	--

Receive

w[0]	return		svc=1U		size=2U		ver=1U	
w[1]			val					

### sc\_pad\_set\_gp\_28fdsoi()

Send

w[0]	func=11U		svc=6U		size=2U		ver=1U	
w[1]	ps		dse				pad	

Receive

w[0]	return		svc=1U		size=1U		ver=1U	
------	--------	--	--------	--	---------	--	--------	--

### sc\_pad\_get\_gp\_28fdsoi()

Send

w[0]	func=12U		svc=6U		size=2U		ver=1U	
w[1]							pad	

Receive

w[0]	return		svc=1U		size=2U		ver=1U	
w[1]					ps		dse	

### sc\_pad\_set\_gp\_28fdsoi\_hsic()

Send

w[0]	func=3U		svc=6U		size=3U		ver=1U	
w[1]	pus		dse				pad	
w[2]			pue		pke		hys	

Receive

w[0]	return		svc=1U		size=1U		ver=1U	
------	--------	--	--------	--	---------	--	--------	--



**sc\_pad\_get\_gp\_28fdsoi\_hsic()**

Send

w[0]	func=8U	svc=6U	size=2U	ver=1U
w[1]			pad	

Receive

w[0]	return	svc=1U	size=3U	ver=1U
w[1]	pke	hys	pus	dse
w[2]				pue

**sc\_pad\_set\_gp\_28fdsoi\_comp()**

Send

w[0]	func=13U	svc=6U	size=3U	ver=1U
w[1]	rasrcp	compen	pad	
w[2]	psw_ovr	nasrc_sel	fastfrz	rasrcn

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_pad\_get\_gp\_28fdsoi\_comp()**

Send

w[0]	func=14U	svc=6U	size=2U	ver=1U
w[1]			pad	

Receive

w[0]	return	svc=1U	size=3U	ver=1U
w[1]	nasrc	rasrcn	rasrcp	compen
w[2]	psw_ovr	compok	nasrc_sel	fastfrz

**sc\_misc\_set\_control()**

Send

w[0]	func=1U	svc=7U	size=4U	ver=1U
------	---------	--------	---------	--------

w[1]		ctrl		
w[2]		val		
w[3]			resource	

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

### sc\_misc\_get\_control()

Send

w[0]	func=2U	svc=7U	size=3U	ver=1U
w[1]		ctrl		
w[2]			resource	

Receive

w[0]	return	svc=1U	size=2U	ver=1U
w[1]		val		

### sc\_misc\_set\_max\_dma\_group()

Send

w[0]	func=4U	svc=7U	size=2U	ver=1U
w[1]			max	pt

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

### sc\_misc\_set\_dma\_group()

Send

w[0]	func=5U	svc=7U	size=2U	ver=1U
w[1]		group	resource	

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_misc\_seco\_image\_load()**

Send

w[0]	func=8U	svc=7U	size=7U	ver=1U
w[1]	addr_src (MSW)			
w[2]	addr_src (LSW)			
w[3]	addr_dst (MSW)			
w[4]	addr_dst (LSW)			
w[5]	len			
w[6]				fw

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_misc\_seco\_authenticate()**

Send

w[0]	func=9U	svc=7U	size=4U	ver=1U
w[1]	addr (MSW)			
w[2]	addr (LSW)			
w[3]				cmd

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_misc\_seco\_fuse\_write()**

Send

w[0]	func=20U	svc=7U	size=3U	ver=1U
w[1]	addr (MSW)			
w[2]	addr (LSW)			

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_misc\_seco\_enable\_debug()**

Send

w[0]	func=21U	svc=7U	size=3U	ver=1U
w[1]	addr (MSW)			
w[2]	addr (LSW)			

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_misc\_seco\_forward\_lifecycle()**

Send

w[0]	func=22U	svc=7U	size=2U	ver=1U
w[1]	change			

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_misc\_seco\_return\_lifecycle()**

Send

w[0]	func=23U	svc=7U	size=3U	ver=1U
w[1]	addr (MSW)			
w[2]	addr (LSW)			

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_misc\_seco\_build\_info()**

Send

w[0]	func=24U	svc=7U	size=1U	ver=1U
------	----------	--------	---------	--------

Receive

w[0]	svc=1U	size=3U	ver=1U
w[1]	version		
w[2]	commit		

**sc\_misc\_seco\_chip\_info()**

Send

w[0]	func=25U	svc=7U	size=1U	ver=1U
------	----------	--------	---------	--------

Receive

w[0]	return	svc=1U	size=4U	ver=1U
w[1]	uid_l			
w[2]	uid_h			
w[3]	monotonic		lc	

**sc\_misc\_seco\_attest\_mode()**

Send

w[0]	func=27U	svc=7U	size=2U	ver=1U
w[1]	mode			

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_misc\_seco\_attest()**

Send

w[0]	func=28U	svc=7U	size=3U	ver=1U
w[1]	nonce (MSW)			
w[2]	nonce (LSW)			

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_misc\_seco\_get\_attest\_pkey()**

Send

w[0]	func=31U	svc=7U	size=3U	ver=1U
w[1]	addr (MSW)			
w[2]	addr (LSW)			

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_misc\_seco\_get\_attest\_sign()**

Send

w[0]	func=29U	svc=7U	size=3U	ver=1U
w[1]	addr (MSW)			
w[2]	addr (LSW)			

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_misc\_seco\_attest\_verify()**

Send

w[0]	func=30U	svc=7U	size=3U	ver=1U
w[1]	addr (MSW)			
w[2]	addr (LSW)			

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_misc\_seco\_commit()**

Send

w[0]	func=32U	svc=7U	size=2U	ver=1U
w[1]	info			

Receive

w[0]	return	svc=1U	size=2U	ver=1U
w[1]	info			

**sc\_misc\_debug\_out()**

Send

w[0]	func=10U	svc=7U	size=2U	ver=1U
w[1]				ch

Receive

w[0]		svc=1U	size=1U	ver=1U
------	--	--------	---------	--------

**sc\_misc\_waveform\_capture()**

Send

w[0]	func=6U	svc=7U	size=2U	ver=1U
w[1]				enable

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_misc\_build\_info()**

Send

w[0]	func=15U	svc=7U	size=1U	ver=1U
------	----------	--------	---------	--------

Receive

w[0]		svc=1U	size=3U	ver=1U
w[1]			build	
w[2]			commit	

**sc\_misc\_api\_ver()**

Send

w[0]	func=35U	svc=7U	size=1U	ver=1U
------	----------	--------	---------	--------

Receive

w[0]		svc=1U	size=3U	ver=1U
w[1]	cl_min		cl_maj	
w[2]	sv_min		sv_maj	

**sc\_misc\_unique\_id()**

Send

w[0]	func=19U	svc=7U	size=1U	ver=1U
------	----------	--------	---------	--------

Receive

w[0]		svc=1U	size=3U	ver=1U
w[1]			id_l	
w[2]			id_h	

**sc\_misc\_set\_ari()**

Send

w[0]	func=3U	svc=7U	size=3U	ver=1U
w[1]	resource_mst		resource	
w[2]		enable	ari	

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_misc\_boot\_status()**

Send

w[0]	func=7U	svc=7U	size=2U	ver=1U
w[1]				status

**sc\_misc\_boot\_done()**

Send

w[0]	func=14U	svc=7U	size=2U	ver=1U
w[1]			cpu	

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_misc\_otp\_fuse\_read()**

Send

w[0]	func=11U	svc=7U	size=2U	ver=1U
w[1]	word			

Receive

w[0]	return	svc=1U	size=2U	ver=1U
w[1]	val			



**sc\_misc\_otp\_fuse\_write()**

Send

w[0]	func=17U	svc=7U	size=3U	ver=1U
w[1]	word			
w[2]	val			

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_misc\_set\_temp()**

Send

w[0]	func=12U	svc=7U	size=3U	ver=1U
w[1]	celsius	resource		
w[2]		tenths	temp	

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_misc\_get\_temp()**

Send

w[0]	func=13U	svc=7U	size=2U	ver=1U
w[1]	temp	resource		

Receive

w[0]	return	svc=1U	size=2U	ver=1U
w[1]	tenths	celsius		

**sc\_misc\_get\_boot\_dev()**

Send

w[0]	func=16U	svc=7U	size=1U	ver=1U
------	----------	--------	---------	--------

Receive

w[0]	svc=1U	size=2U	ver=1U
w[1]	dev		

**sc\_misc\_get\_boot\_type()**

Send

w[0]	func=33U	svc=7U	size=1U	ver=1U
------	----------	--------	---------	--------

Receive

w[0]	return	svc=1U	size=2U	ver=1U
w[1]				type

**sc\_misc\_get\_button\_status()**

Send

w[0]	func=18U	svc=7U	size=1U	ver=1U
------	----------	--------	---------	--------

Receive

w[0]		svc=1U	size=2U	ver=1U
w[1]				status

**sc\_misc\_rompatch\_checksum()**

Send

w[0]	func=26U	svc=7U	size=1U	ver=1U
------	----------	--------	---------	--------

Receive

w[0]	return	svc=1U	size=2U	ver=1U
w[1]			checksum	

**sc\_misc\_board\_ioctl()**

Send

w[0]	func=34U	svc=7U	size=4U	ver=1U
w[1]			parm1	
w[2]			parm2	
w[3]			parm3	

Receive

w[0]	return	svc=1U	size=4U	ver=1U
------	--------	--------	---------	--------

w[1]		parm1	
w[2]		parm2	
w[3]		parm3	

### sc\_seco\_image\_load()

Send

w[0]	func=1U	svc=9U	size=7U	ver=1U
w[1]	addr_src (MSW)			
w[2]	addr_src (LSW)			
w[3]	addr_dst (MSW)			
w[4]	addr_dst (LSW)			
w[5]	len			
w[6]				fw

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

### sc\_seco\_authenticate()

Send

w[0]	func=2U	svc=9U	size=4U	ver=1U
w[1]	addr (MSW)			
w[2]	addr (LSW)			
w[3]				cmd

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

### sc\_seco\_forward\_lifecycle()

Send

w[0]	func=3U	svc=9U	size=2U	ver=1U
w[1]	change			

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_seco\_return\_lifecycle()**

Send

w[0]	func=4U	svc=9U	size=3U	ver=1U
w[1]	addr (MSW)			
w[2]	addr (LSW)			

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_seco\_commit()**

Send

w[0]	func=5U	svc=9U	size=2U	ver=1U
w[1]	info			

Receive

w[0]	return	svc=1U	size=2U	ver=1U
w[1]	info			

**sc\_seco\_attest\_mode()**

Send

w[0]	func=6U	svc=9U	size=2U	ver=1U
w[1]	mode			

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_seco\_attest()**

Send

w[0]	func=7U	svc=9U	size=3U	ver=1U
w[1]	nonce (MSW)			
w[2]	nonce (LSW)			

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_seco\_get\_attest\_pkey()**

Send

w[0]	func=8U	svc=9U	size=3U	ver=1U
w[1]	addr (MSW)			
w[2]	addr (LSW)			

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_seco\_get\_attest\_sign()**

Send

w[0]	func=9U	svc=9U	size=3U	ver=1U
w[1]	addr (MSW)			
w[2]	addr (LSW)			

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_seco\_attest\_verify()**

Send

w[0]	func=10U	svc=9U	size=3U	ver=1U
w[1]	addr (MSW)			
w[2]	addr (LSW)			

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_seco\_gen\_key\_blob()**

Send

w[0]	func=11U	svc=9U	size=7U	ver=1U
w[1]	load_addr (MSW)			
w[2]	load_addr (LSW)			

w[3]		export_addr (MSW)		
w[4]		export_addr (LSW)		
w[5]		id		
w[6]			max_size	

Receive

w[0]	return		svc=1U		size=1U		ver=1U	
------	--------	--	--------	--	---------	--	--------	--

### sc\_seco\_load\_key()

Send

w[0]	func=12U		svc=9U		size=4U		ver=1U	
w[1]			addr (MSW)					
w[2]			addr (LSW)					
w[3]			id					

Receive

w[0]	return		svc=1U		size=1U		ver=1U	
------	--------	--	--------	--	---------	--	--------	--

### sc\_seco\_get\_mp\_key()

Send

w[0]	func=13U		svc=9U		size=4U		ver=1U	
w[1]			dst_addr (MSW)					
w[2]			dst_addr (LSW)					
w[3]					dst_size			

Receive

w[0]	return		svc=1U		size=1U		ver=1U	
------	--------	--	--------	--	---------	--	--------	--

### sc\_seco\_update\_mpmr()

Send

w[0]	func=14U		svc=9U		size=4U		ver=1U	
w[1]			addr (MSW)					
w[2]			addr (LSW)					

---

w[3]			lock	size	
------	--	--	------	------	--

---

Receive

w[0]	return	svc=1U	size=1U	ver=1U	
------	--------	--------	---------	--------	--

---

**sc\_seco\_get\_mp\_sign()**

Send

w[0]	func=15U	svc=9U	size=6U	ver=1U	
w[1]		msg_addr (MSW)			
w[2]		msg_addr (LSW)			
w[3]		dst_addr (MSW)			
w[4]		dst_addr (LSW)			
w[5]	dst_size		msg_size		

---

Receive

w[0]	return	svc=1U	size=1U	ver=1U	
------	--------	--------	---------	--------	--

---

**sc\_seco\_build\_info()**

Send

w[0]	func=16U	svc=9U	size=1U	ver=1U	
------	----------	--------	---------	--------	--

---

Receive

w[0]		svc=1U	size=3U	ver=1U	
w[1]		version			
w[2]		commit			

---

**sc\_seco\_chip\_info()**

Send

w[0]	func=17U	svc=9U	size=1U	ver=1U	
------	----------	--------	---------	--------	--

---

Receive

w[0]	return	svc=1U	size=4U	ver=1U	
w[1]		uid_l			

---

w[2]	uid_h
w[3]	monotonic   lc

### sc\_seco\_enable\_debug()

Send

w[0]	func=18U	svc=9U	size=3U	ver=1U
w[1]	addr (MSW)			
w[2]	addr (LSW)			

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

### sc\_seco\_get\_event()

Send

w[0]	func=19U	svc=9U	size=2U	ver=1U
w[1]	idx			

Receive

w[0]	return	svc=1U	size=2U	ver=1U
w[1]	event			

### sc\_seco\_fuse\_write()

Send

w[0]	func=20U	svc=9U	size=3U	ver=1U
w[1]	addr (MSW)			
w[2]	addr (LSW)			

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------



**sc\_seco\_patch()**

Send

w[0]	func=21U	svc=9U	size=3U	ver=1U
w[1]	addr (MSW)			
w[2]	addr (LSW)			

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_irq\_enable()**

Send

w[0]	func=1U	svc=8U	size=3U	ver=1U
w[1]	mask			
w[2]	enable	group	resource	

Receive

w[0]	return	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**sc\_irq\_status()**

Send

w[0]	func=2U	svc=8U	size=2U	ver=1U
w[1]	group	resource		

Receive

w[0]	return	svc=1U	size=2U	ver=1U
w[1]	status			



## Chapter 10

# Deprecated List

Global **sc\_misc\_seco\_attest** (sc\_ipc\_t ipc, uint64\_t nonce)

Use `sc_seco_attest()` instead.

Global **sc\_misc\_seco\_attest\_mode** (sc\_ipc\_t ipc, uint32\_t mode)

Use `sc_seco_attest_mode()` instead.

Global **sc\_misc\_seco\_attest\_verify** (sc\_ipc\_t ipc, sc\_faddr\_t addr)

Use `sc_seco_attest_verify()` instead.

Global **sc\_misc\_seco\_authenticate** (sc\_ipc\_t ipc, sc\_misc\_seco\_auth\_cmd\_t cmd, sc\_faddr\_t addr)

Use `sc_seco_authenticate()` instead.

Global **sc\_misc\_seco\_build\_info** (sc\_ipc\_t ipc, uint32\_t \*version, uint32\_t \*commit)

Use `sc_seco_build_info()` instead.

Global **sc\_misc\_seco\_chip\_info** (sc\_ipc\_t ipc, uint16\_t \*lc, uint16\_t \*monotonic, uint32\_t \*uid\_l, uint32\_t \*uid\_h)

Use `sc_seco_chip_info()` instead.

Global **sc\_misc\_seco\_commit** (sc\_ipc\_t ipc, uint32\_t \*info)

Use `sc_seco_commit()` instead.

Global **sc\_misc\_seco\_enable\_debug** (sc\_ipc\_t ipc, sc\_faddr\_t addr)

Use `sc_seco_enable_debug()` instead.

Global **sc\_misc\_seco\_forward\_lifecycle** (sc\_ipc\_t ipc, uint32\_t change)

Use `sc_seco_forward_lifecycle()` instead.

Global **sc\_misc\_seco\_fuse\_write** (sc\_ipc\_t ipc, sc\_faddr\_t addr)

Use `sc_seco_fuse_write()` instead.

Global **sc\_misc\_seco\_get\_attest\_pkey** (sc\_ipc\_t ipc, sc\_faddr\_t addr)

Use `sc_seco_get_attest_pkey()` instead.

Global **sc\_misc\_seco\_get\_attest\_sign** (sc\_ipc\_t ipc, sc\_faddr\_t addr)

Use `sc_seco_get_attest_sign()` instead.

Global **sc\_misc\_seco\_image\_load** (sc\_ipc\_t ipc, sc\_faddr\_t addr\_src, sc\_faddr\_t addr\_dst, uint32\_t len, sc\_bool\_t fw)

Use `sc_seco_image_load()` instead.

Global **sc\_misc\_seco\_return\_lifecycle** (sc\_ipc\_t ipc, sc\_faddr\_t addr)

Use `sc_seco_return_lifecycle()` instead.



# Chapter 11

## Module Index

### 11.1 Modules

Here is a list of all modules:

(SVC) Interrupt Service . . . . .	91
(SVC) Miscellaneous Service . . . . .	96
(SVC) Pad Service . . . . .	110
(SVC) Power Management Service . . . . .	125
(SVC) Resource Management Service . . . . .	146
(SVC) Security Service . . . . .	168
(SVC) Timer Service . . . . .	183



# Chapter 12

## File Index

### 12.1 File List

Here is a list of all documented files with brief descriptions:

<a href="#">platform/main/ipc.h</a>	Header file for the IPC implementation . . . . .	195
<a href="#">platform/main/types.h</a>	Header file containing types used across multiple service APIs . . . . .	196
<a href="#">platform/svc/irq/api.h</a>	Header file containing the public API for the System Controller (SC) Interrupt (IRQ) function . . . . .	214
<a href="#">platform/svc/misc/api.h</a>	Header file containing the public API for the System Controller (SC) Miscellaneous (MISC) function . . . . .	216
<a href="#">platform/svc/pad/api.h</a>	Header file containing the public API for the System Controller (SC) Pad Control (PAD) function . . . . .	219
<a href="#">platform/svc/pm/api.h</a>	Header file containing the public API for the System Controller (SC) Power Management (PM) function . . . . .	223
<a href="#">platform/svc/rm/api.h</a>	Header file containing the public API for the System Controller (SC) Resource Management (RM) function . . . . .	227
<a href="#">platform/svc/seco/api.h</a>	Header file containing the public API for the System Controller (SC) Security (SECO) function . . . . .	231
<a href="#">platform/svc/timer/api.h</a>	Header file containing the public API for the System Controller (SC) Timer function . . . . .	233





# Chapter 13

## Module Documentation

### 13.1 (SVC) Interrupt Service

Module for the Interrupt (IRQ) service.

#### Macros

- `#define SC_IRQ_NUM_GROUP 7U`  
*Number of groups.*

#### Typedefs

- typedef `uint8_t sc_irq_group_t`  
*This type is used to declare an interrupt group.*
- typedef `uint8_t sc_irq_temp_t`  
*This type is used to declare a bit mask of temp interrupts.*
- typedef `uint8_t sc_irq_wdog_t`  
*This type is used to declare a bit mask of watchdog interrupts.*
- typedef `uint8_t sc_irq_rtc_t`  
*This type is used to declare a bit mask of RTC interrupts.*
- typedef `uint8_t sc_irq_wake_t`  
*This type is used to declare a bit mask of wakeup interrupts.*

#### Functions

- `sc_err_t sc_irq_enable` (`sc_ipc_t ipc`, `sc_rsrc_t resource`, `sc_irq_group_t group`, `uint32_t mask`, `sc_bool_t enable`)  
*This function enables/disables interrupts.*
- `sc_err_t sc_irq_status` (`sc_ipc_t ipc`, `sc_rsrc_t resource`, `sc_irq_group_t group`, `uint32_t *status`)  
*This function returns the current interrupt status (regardless if masked).*

### Defines for `sc_irq_group_t`

- #define `SC_IRQ_GROUP_TEMP` 0U  
*Temp interrupts.*
- #define `SC_IRQ_GROUP_WDOG` 1U  
*Watchdog interrupts.*
- #define `SC_IRQ_GROUP_RTC` 2U  
*RTC interrupts.*
- #define `SC_IRQ_GROUP_WAKE` 3U  
*Wakeup interrupts.*
- #define `SC_IRQ_GROUP_SYSCTR` 4U  
*System counter interrupts.*
- #define `SC_IRQ_GROUP_REBOOTED` 5U  
*Partition reboot complete.*
- #define `SC_IRQ_GROUP_REBOOT` 6U  
*Partition reboot starting.*

### Defines for `sc_irq_temp_t`

- #define `SC_IRQ_TEMP_HIGH` (1UL << 0U)  
*Temp alarm interrupt.*
- #define `SC_IRQ_TEMP_CPU0_HIGH` (1UL << 1U)  
*CPU0 temp alarm interrupt.*
- #define `SC_IRQ_TEMP_CPU1_HIGH` (1UL << 2U)  
*CPU1 temp alarm interrupt.*
- #define `SC_IRQ_TEMP_GPU0_HIGH` (1UL << 3U)  
*GPU0 temp alarm interrupt.*
- #define `SC_IRQ_TEMP_GPU1_HIGH` (1UL << 4U)  
*GPU1 temp alarm interrupt.*
- #define `SC_IRQ_TEMP_DRC0_HIGH` (1UL << 5U)  
*DRC0 temp alarm interrupt.*
- #define `SC_IRQ_TEMP_DRC1_HIGH` (1UL << 6U)  
*DRC1 temp alarm interrupt.*
- #define `SC_IRQ_TEMP_VPU_HIGH` (1UL << 7U)  
*DRC1 temp alarm interrupt.*
- #define `SC_IRQ_TEMP_PMIC0_HIGH` (1UL << 8U)  
*PMIC0 temp alarm interrupt.*
- #define `SC_IRQ_TEMP_PMIC1_HIGH` (1UL << 9U)  
*PMIC1 temp alarm interrupt.*
- #define `SC_IRQ_TEMP_LOW` (1UL << 10U)  
*Temp alarm interrupt.*
- #define `SC_IRQ_TEMP_CPU0_LOW` (1UL << 11U)  
*CPU0 temp alarm interrupt.*
- #define `SC_IRQ_TEMP_CPU1_LOW` (1UL << 12U)  
*CPU1 temp alarm interrupt.*
- #define `SC_IRQ_TEMP_GPU0_LOW` (1UL << 13U)  
*GPU0 temp alarm interrupt.*

- #define `SC_IRQ_TEMP_GPU1_LOW` (1UL << 14U)  
*GPU1 temp alarm interrupt.*
- #define `SC_IRQ_TEMP_DRC0_LOW` (1UL << 15U)  
*DRC0 temp alarm interrupt.*
- #define `SC_IRQ_TEMP_DRC1_LOW` (1UL << 16U)  
*DRC1 temp alarm interrupt.*
- #define `SC_IRQ_TEMP_VPU_LOW` (1UL << 17U)  
*DRC1 temp alarm interrupt.*
- #define `SC_IRQ_TEMP_PMIC0_LOW` (1UL << 18U)  
*PMIC0 temp alarm interrupt.*
- #define `SC_IRQ_TEMP_PMIC1_LOW` (1UL << 19U)  
*PMIC1 temp alarm interrupt.*
- #define `SC_IRQ_TEMP_PMIC2_HIGH` (1UL << 20U)  
*PMIC2 temp alarm interrupt.*
- #define `SC_IRQ_TEMP_PMIC2_LOW` (1UL << 21U)  
*PMIC2 temp alarm interrupt.*

#### Defines for `sc_irq_wdog_t`

- #define `SC_IRQ_WDOG` (1U << 0U)  
*Watchdog interrupt.*

#### Defines for `sc_irq_rtc_t`

- #define `SC_IRQ_RTC` (1U << 0U)  
*RTC interrupt.*

#### Defines for `sc_irq_wake_t`

- #define `SC_IRQ_BUTTON` (1U << 0U)  
*Button interrupt.*
- #define `SC_IRQ_PAD` (1U << 1U)  
*Pad wakeup.*
- #define `SC_IRQ_USR1` (1U << 2U)  
*User defined 1.*
- #define `SC_IRQ_USR2` (1U << 3U)  
*User defined 2.*
- #define `SC_IRQ_BC_PAD` (1U << 4U)  
*Pad wakeup (broadcast to all partitions)*

#### Defines for `sc_irq_sysctr_t`

- #define `SC_IRQ_SYSCTR` (1U << 0U)  
*SYSCTR interrupt.*

### 13.1.1 Detailed Description

Module for the Interrupt (IRQ) service.

### 13.1.2 Function Documentation

13.1.2.1 `sc_err_t sc_irq_enable ( sc_ipc_t ipc, sc_rsrc_t resource, sc_irq_group_t group, uint32_t mask, sc_bool_t enable )`

This function enables/disables interrupts.

If pending interrupts are unmasked, an interrupt will be triggered.

#### Parameters

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	MU channel
in	<i>group</i>	group the interrupts are in
in	<i>mask</i>	mask of interrupts to affect
in	<i>enable</i>	state to change interrupts to

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_PARM if group invalid

13.1.2.2 `sc_err_t sc_irq_status ( sc_ipc_t ipc, sc_rsrc_t resource, sc_irq_group_t group, uint32_t * status )`

This function returns the current interrupt status (regardless if masked).

Automatically clears pending interrupts.

#### Parameters

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	MU channel
in	<i>group</i>	groups the interrupts are in
in	<i>status</i>	status of interrupts

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

**Return errors:**

- SC\_PARM if group invalid

The returned *status* may show interrupts pending that are currently masked.

## 13.2 (SVC) Miscellaneous Service

Module for the Miscellaneous (MISC) service.

### Macros

- #define `SC_MISC_DMA_GRP_MAX` 31U  
*Max DMA channel priority group.*

### Typedefs

- typedef `uint8_t sc_misc_dma_group_t`  
*This type is used to store a DMA channel priority group.*
- typedef `uint8_t sc_misc_boot_status_t`  
*This type is used report boot status.*
- typedef `uint8_t sc_misc_seco_auth_cmd_t`  
*This type is used to issue SECO authenticate commands.*
- typedef `uint8_t sc_misc_temp_t`  
*This type is used report boot status.*
- typedef `uint8_t sc_misc_bt_t`  
*This type is used report the boot type.*

### Defines for type widths

- #define `SC_MISC_DMA_GRP_W` 5U  
*Width of `sc_misc_dma_group_t`.*

### Defines for `sc_misc_boot_status_t`

- #define `SC_MISC_BOOT_STATUS_SUCCESS` 0U  
*Success.*
- #define `SC_MISC_BOOT_STATUS_SECURITY` 1U  
*Security violation.*

### Defines for `sc_misc_temp_t`

- #define `SC_MISC_TEMP` 0U  
*Temp sensor.*
- #define `SC_MISC_TEMP_HIGH` 1U  
*Temp high alarm.*
- #define `SC_MISC_TEMP_LOW` 2U  
*Temp low alarm.*

**Defines for `sc_misc_seco_auth_cmd_t`**

- `#define SC_MISC_AUTH_CONTAINER 0U`  
*Authenticate container.*
- `#define SC_MISC_VERIFY_IMAGE 1U`  
*Verify image.*
- `#define SC_MISC_REL_CONTAINER 2U`  
*Release container.*
- `#define SC_MISC_SECO_AUTH_SECO_FW 3U`  
*SECO Firmware.*
- `#define SC_MISC_SECO_AUTH_HDMI_TX_FW 4U`  
*HDMI TX Firmware.*
- `#define SC_MISC_SECO_AUTH_HDMI_RX_FW 5U`  
*HDMI RX Firmware.*

**Defines for `sc_misc_bt_t`**

- `#define SC_MISC_BT_PRIMARY 0U`  
*Primary boot.*
- `#define SC_MISC_BT_SECONDARY 1U`  
*Secondary boot.*
- `#define SC_MISC_BT_RECOVERY 2U`  
*Recovery boot.*
- `#define SC_MISC_BT_MANUFACTURE 3U`  
*Manufacture boot.*
- `#define SC_MISC_BT_SERIAL 4U`  
*Serial boot.*

**Control Functions**

- `sc_err_t sc_misc_set_control` (`sc_ipc_t ipc`, `sc_rsrc_t resource`, `sc_ctrl_t ctrl`, `uint32_t val`)  
*This function sets a miscellaneous control value.*
- `sc_err_t sc_misc_get_control` (`sc_ipc_t ipc`, `sc_rsrc_t resource`, `sc_ctrl_t ctrl`, `uint32_t *val`)  
*This function gets a miscellaneous control value.*

**DMA Functions**

- `sc_err_t sc_misc_set_max_dma_group` (`sc_ipc_t ipc`, `sc_rm_pt_t pt`, `sc_misc_dma_group_t max`)  
*This function configures the max DMA channel priority group for a partition.*
- `sc_err_t sc_misc_set_dma_group` (`sc_ipc_t ipc`, `sc_rsrc_t resource`, `sc_misc_dma_group_t group`)  
*This function configures the priority group for a DMA channel.*

## Security Functions

- `sc_err_t sc_misc_seco_image_load` (`sc_ipc_t ipc`, `sc_faddr_t addr_src`, `sc_faddr_t addr_dst`, `uint32_t len`, `sc_bool_t fw`)
- `sc_err_t sc_misc_seco_authenticate` (`sc_ipc_t ipc`, `sc_misc_seco_auth_cmd_t cmd`, `sc_faddr_t addr`)
- `sc_err_t sc_misc_seco_fuse_write` (`sc_ipc_t ipc`, `sc_faddr_t addr`)
- `sc_err_t sc_misc_seco_enable_debug` (`sc_ipc_t ipc`, `sc_faddr_t addr`)
- `sc_err_t sc_misc_seco_forward_lifecycle` (`sc_ipc_t ipc`, `uint32_t change`)
- `sc_err_t sc_misc_seco_return_lifecycle` (`sc_ipc_t ipc`, `sc_faddr_t addr`)
- `void sc_misc_seco_build_info` (`sc_ipc_t ipc`, `uint32_t *version`, `uint32_t *commit`)
- `sc_err_t sc_misc_seco_chip_info` (`sc_ipc_t ipc`, `uint16_t *lc`, `uint16_t *monotonic`, `uint32_t *uid_l`, `uint32_t *uid_h`)
- `sc_err_t sc_misc_seco_attest_mode` (`sc_ipc_t ipc`, `uint32_t mode`)
- `sc_err_t sc_misc_seco_attest` (`sc_ipc_t ipc`, `uint64_t nonce`)
- `sc_err_t sc_misc_seco_get_attest_pkey` (`sc_ipc_t ipc`, `sc_faddr_t addr`)
- `sc_err_t sc_misc_seco_get_attest_sign` (`sc_ipc_t ipc`, `sc_faddr_t addr`)
- `sc_err_t sc_misc_seco_attest_verify` (`sc_ipc_t ipc`, `sc_faddr_t addr`)
- `sc_err_t sc_misc_seco_commit` (`sc_ipc_t ipc`, `uint32_t *info`)

## Debug Functions

- `void sc_misc_debug_out` (`sc_ipc_t ipc`, `uint8_t ch`)  
*This function is used output a debug character from the SCU UART.*
- `sc_err_t sc_misc_waveform_capture` (`sc_ipc_t ipc`, `sc_bool_t enable`)  
*This function starts/stops emulation waveform capture.*
- `void sc_misc_build_info` (`sc_ipc_t ipc`, `uint32_t *build`, `uint32_t *commit`)  
*This function is used to return the SCFW build info.*
- `void sc_misc_api_ver` (`sc_ipc_t ipc`, `uint16_t *cl_maj`, `uint16_t *cl_min`, `uint16_t *sv_maj`, `uint16_t *sv_min`)  
*This function is used to return the SCFW API versions.*
- `void sc_misc_unique_id` (`sc_ipc_t ipc`, `uint32_t *id_l`, `uint32_t *id_h`)  
*This function is used to return the device's unique ID.*

## Other Functions

- `sc_err_t sc_misc_set_ari` (`sc_ipc_t ipc`, `sc_rsrc_t resource`, `sc_rsrc_t resource_mst`, `uint16_t ari`, `sc_bool_t enable`)  
*This function configures the ARI match value for PCIe/SATA resources.*
- `void sc_misc_boot_status` (`sc_ipc_t ipc`, `sc_misc_boot_status_t status`)  
*This function reports boot status.*
- `sc_err_t sc_misc_boot_done` (`sc_ipc_t ipc`, `sc_rsrc_t cpu`)  
*This function tells the SCFW that a CPU is done booting.*
- `sc_err_t sc_misc_otp_fuse_read` (`sc_ipc_t ipc`, `uint32_t word`, `uint32_t *val`)  
*This function reads a given fuse word index.*
- `sc_err_t sc_misc_otp_fuse_write` (`sc_ipc_t ipc`, `uint32_t word`, `uint32_t val`)  
*This function writes a given fuse word index.*
- `sc_err_t sc_misc_set_temp` (`sc_ipc_t ipc`, `sc_rsrc_t resource`, `sc_misc_temp_t temp`, `int16_t celsius`, `int8_t tenths`)  
*This function sets a temp sensor alarm.*



- `sc_err_t sc_misc_get_temp` (`sc_ipc_t ipc`, `sc_rsrc_t resource`, `sc_misc_temp_t temp`, `int16_t *celsius`, `int8_t *tenths`)  
*This function gets a temp sensor value.*
- `void sc_misc_get_boot_dev` (`sc_ipc_t ipc`, `sc_rsrc_t *dev`)  
*This function returns the boot device.*
- `sc_err_t sc_misc_get_boot_type` (`sc_ipc_t ipc`, `sc_misc_bt_t *type`)  
*This function returns the boot type.*
- `void sc_misc_get_button_status` (`sc_ipc_t ipc`, `sc_bool_t *status`)  
*This function returns the current status of the ON/OFF button.*
- `sc_err_t sc_misc_rompatch_checksum` (`sc_ipc_t ipc`, `uint32_t *checksum`)  
*This function returns the ROM patch checksum.*
- `sc_err_t sc_misc_board_ioctl` (`sc_ipc_t ipc`, `uint32_t *parm1`, `uint32_t *parm2`, `uint32_t *parm3`)  
*This function calls the board IOCTL function.*

### 13.2.1 Detailed Description

Module for the Miscellaneous (MISC) service.

### 13.2.2 Function Documentation

#### 13.2.2.1 `sc_err_t sc_misc_set_control ( sc_ipc_t ipc, sc_rsrc_t resource, sc_ctrl_t ctrl, uint32_t val )`

This function sets a miscellaneous control value.

##### Parameters

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	resource the control is associated with
in	<i>ctrl</i>	control to change
in	<i>val</i>	value to apply to the control

##### Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the resource owner or parent of the owner

Refer to the [Control List](#) for valid control values.

#### 13.2.2.2 `sc_err_t sc_misc_get_control ( sc_ipc_t ipc, sc_rsrc_t resource, sc_ctrl_t ctrl, uint32_t * val )`

This function gets a miscellaneous control value.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	resource the control is associated with
in	<i>ctrl</i>	control to get
out	<i>val</i>	pointer to return the control value

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the resource owner or parent of the owner

Refer to the [Control List](#) for valid control values.

### 13.2.2.3 `sc_err_t sc_misc_set_max_dma_group ( sc_ipc_t ipc, sc_rm_pt_t pt, sc_misc_dma_group_t max )`

This function configures the max DMA channel priority group for a partition.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>pt</i>	handle of partition to assign <i>max</i>
in	<i>max</i>	max priority group (0-31)

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the parent of the affected partition

Valid *max* range is 0-31 with 0 being the lowest and 31 the highest. Default is the max priority group for the parent partition of *pt*.

### 13.2.2.4 `sc_err_t sc_misc_set_dma_group ( sc_ipc_t ipc, sc_rsrc_t resource, sc_misc_dma_group_t group )`

This function configures the priority group for a DMA channel.

## Parameters

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	DMA channel resource
in	<i>group</i>	priority group (0-31)

## Returns

Returns an error code (SC\_ERR\_NONE = success).

## Return errors:

- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the owner or parent of the owner of the DMA channel

Valid *group* range is 0-31 with 0 being the lowest and 31 the highest. The max value of *group* is limited by the partition max set using [sc\\_misc\\_set\\_max\\_dma\\_group\(\)](#).

13.2.2.5 `sc_err_t sc_misc_seco_image_load ( sc_ipc_t ipc, sc_faddr_t addr_src, sc_faddr_t addr_dst, uint32_t len, sc_bool_t fw )`

**Deprecated** Use [sc\\_seco\\_image\\_load\(\)](#) instead.

13.2.2.6 `sc_err_t sc_misc_seco_authenticate ( sc_ipc_t ipc, sc_misc_seco_auth_cmd_t cmd, sc_faddr_t addr )`

**Deprecated** Use [sc\\_seco\\_authenticate\(\)](#) instead.

13.2.2.7 `sc_err_t sc_misc_seco_fuse_write ( sc_ipc_t ipc, sc_faddr_t addr )`

**Deprecated** Use [sc\\_seco\\_fuse\\_write\(\)](#) instead.

13.2.2.8 `sc_err_t sc_misc_seco_enable_debug ( sc_ipc_t ipc, sc_faddr_t addr )`

**Deprecated** Use [sc\\_seco\\_enable\\_debug\(\)](#) instead.

13.2.2.9 `sc_err_t sc_misc_seco_forward_lifecycle ( sc_ipc_t ipc, uint32_t change )`

**Deprecated** Use [sc\\_seco\\_forward\\_lifecycle\(\)](#) instead.

13.2.2.10 `sc_err_t sc_misc_seco_return_lifecycle ( sc_ipc_t ipc, sc_faddr_t addr )`

**Deprecated** Use `sc_seco_return_lifecycle()` instead.

13.2.2.11 `void sc_misc_seco_build_info ( sc_ipc_t ipc, uint32_t * version, uint32_t * commit )`

**Deprecated** Use `sc_seco_build_info()` instead.

13.2.2.12 `sc_err_t sc_misc_seco_chip_info ( sc_ipc_t ipc, uint16_t * lc, uint16_t * monotonic, uint32_t * uid_l, uint32_t * uid_h )`

**Deprecated** Use `sc_seco_chip_info()` instead.

13.2.2.13 `sc_err_t sc_misc_seco_attest_mode ( sc_ipc_t ipc, uint32_t mode )`

**Deprecated** Use `sc_seco_attest_mode()` instead.

13.2.2.14 `sc_err_t sc_misc_seco_attest ( sc_ipc_t ipc, uint64_t nonce )`

**Deprecated** Use `sc_seco_attest()` instead.

13.2.2.15 `sc_err_t sc_misc_seco_get_attest_pkey ( sc_ipc_t ipc, sc_faddr_t addr )`

**Deprecated** Use `sc_seco_get_attest_pkey()` instead.

13.2.2.16 `sc_err_t sc_misc_seco_get_attest_sign ( sc_ipc_t ipc, sc_faddr_t addr )`

**Deprecated** Use `sc_seco_get_attest_sign()` instead.

13.2.2.17 `sc_err_t sc_misc_seco_attest_verify ( sc_ipc_t ipc, sc_faddr_t addr )`

**Deprecated** Use `sc_seco_attest_verify()` instead.

13.2.2.18 `sc_err_t sc_misc_seco_commit ( sc_ipc_t ipc, uint32_t * info )`

**Deprecated** Use `sc_seco_commit()` instead.

13.2.2.19 `void sc_misc_debug_out ( sc_ipc_t ipc, uint8_t ch )`

This function is used output a debug character from the SCU UART.

## Parameters

in	<i>ipc</i>	IPC handle
in	<i>ch</i>	character to output

13.2.2.20 `sc_err_t sc_misc_waveform_capture ( sc_ipc_t ipc, sc_bool_t enable )`

This function starts/stops emulation waveform capture.

## Parameters

in	<i>ipc</i>	IPC handle
in	<i>enable</i>	flag to enable/disable capture

## Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_ERR\_UNAVAILABLE if not running on emulation

13.2.2.21 `void sc_misc_build_info ( sc_ipc_t ipc, uint32_t * build, uint32_t * commit )`

This function is used to return the SCFW build info.

## Parameters

in	<i>ipc</i>	IPC handle
out	<i>build</i>	pointer to return build number
out	<i>commit</i>	pointer to return commit ID (git SHA-1)

13.2.2.22 `void sc_misc_api_ver ( sc_ipc_t ipc, uint16_t * cl_maj, uint16_t * cl_min, uint16_t * sv_maj, uint16_t * sv_min )`

This function is used to return the SCFW API versions.

## Parameters

in	<i>ipc</i>	IPC handle
out	<i>cl_maj</i>	pointer to return major part of client version
out	<i>cl_min</i>	pointer to return minor part of client version

**Parameters**

out	<i>sv_maj</i>	pointer to return major part of SCFW version
out	<i>sv_min</i>	pointer to return minor part of SCFW version

Client version is the version of the API ported to and used by the caller. SCFW version is the version of the SCFW binary running on the CPU.

Note a major version difference indicates a break in compatibility.

**13.2.2.23** void *sc\_misc\_unique\_id* ( *sc\_ipc\_t ipc*, *uint32\_t \* id\_l*, *uint32\_t \* id\_h* )

This function is used to return the device's unique ID.

**Parameters**

in	<i>ipc</i>	IPC handle
out	<i>id_l</i>	pointer to return lower 32-bit of ID [31:0]
out	<i>id_h</i>	pointer to return upper 32-bits of ID [63:32]

**13.2.2.24** *sc\_err\_t* *sc\_misc\_set\_ari* ( *sc\_ipc\_t ipc*, *sc\_rsrc\_t resource*, *sc\_rsrc\_t resource\_mst*, *uint16\_t ari*, *sc\_bool\_t enable* )

This function configures the ARI match value for PCIe/SATA resources.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	match resource
in	<i>resource_mst</i>	PCIe/SATA master to match
in	<i>ari</i>	ARI to match
in	<i>enable</i>	enable match or not

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the owner or parent of the owner of the resource and translation

For PCIe, the ARI is the 16-bit value that includes the bus number, device number, and function number. For SATA, this value includes the FISType and PM\_Port.

13.2.2.25 `void sc_misc_boot_status ( sc_ipc_t ipc, sc_misc_boot_status_t status )`

This function reports boot status.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>status</i>	boot status

This is used by SW partitions to report status of boot. This is normally used to report a boot failure.

13.2.2.26 `sc_err_t sc_misc_boot_done ( sc_ipc_t ipc, sc_rsrc_t cpu )`

This function tells the SCFW that a CPU is done booting.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>cpu</i>	CPU that is done booting

This is called by early booting CPUs to report they are done with initialization. After starting early CPUs, the SCFW halts the booting process until they are done. During this time, early CPUs can call the SCFW with lower latency as the SCFW is idle.

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the CPU owner

13.2.2.27 `sc_err_t sc_misc_otp_fuse_read ( sc_ipc_t ipc, uint32_t word, uint32_t * val )`

This function reads a given fuse word index.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>word</i>	fuse word index
out	<i>val</i>	fuse read value

**Returns**

Returns and error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_PARM if word fuse index param out of range or invalid
- SC\_ERR\_NOACCESS if read operation failed
- SC\_ERR\_LOCKED if read operation is locked

### 13.2.2.28 `sc_err_t sc_misc_otp_fuse_write ( sc_ipc_t ipc, uint32_t word, uint32_t val )`

This function writes a given fuse word index.

Only the owner of the SC\_R\_SYSTEM resource or a partition with access permissions to SC\_R\_SYSTEM can do this.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>word</i>	fuse word index
in	<i>val</i>	fuse write value

The command is passed as is to SECO. SECO uses part of the *word* parameter to indicate if the fuse should be locked after programming. See the "Write common fuse" section of the Security Reference Manual (SRM) for more info.

**Returns**

Returns and error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_PARM if word fuse index param out of range or invalid
- SC\_ERR\_NOACCESS if caller does not have SC\_R\_SYSTEM access
- SC\_ERR\_NOACCESS if write operation failed
- SC\_ERR\_LOCKED if write operation is locked

### 13.2.2.29 `sc_err_t sc_misc_set_temp ( sc_ipc_t ipc, sc_rsrc_t resource, sc_misc_temp_t temp, int16_t celsius, int8_t tenths )`

This function sets a temp sensor alarm.



**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	resource with sensor
in	<i>temp</i>	alarm to set
in	<i>celsius</i>	whole part of temp to set
in	<i>tenths</i>	fractional part of temp to set

**Returns**

Returns and error code (SC\_ERR\_NONE = success).

This function will enable the alarm interrupt if the temp requested is not the min/max temp. This enable automatically clears when the alarm occurs and this function has to be called again to re-enable.

Return errors codes:

- SC\_ERR\_PARM if parameters invalid
- SC\_ERR\_NOACCESS if caller does not own the resource
- SC\_ERR\_NOPOWER if power domain of resource not powered

**13.2.2.30** `sc_err_t sc_misc_get_temp ( sc_ipc_t ipc, sc_rsrc_t resource, sc_misc_temp_t temp, int16_t * celsius, int8_t * tenths )`

This function gets a temp sensor value.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	resource with sensor
in	<i>temp</i>	value to get (sensor or alarm)
out	<i>celsius</i>	whole part of temp to get
out	<i>tenths</i>	fractional part of temp to get

**Returns**

Returns and error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_PARM if parameters invalid
- SC\_ERR\_BUSY if temp not ready yet (time delay after power on)
- SC\_ERR\_NOPOWER if power domain of resource not powered

13.2.2.31 void `sc_misc_get_boot_dev` ( `sc_ipc_t ipc`, `sc_rsrc_t * dev` )

This function returns the boot device.

**Parameters**

in	<i>ipc</i>	IPC handle
out	<i>dev</i>	pointer to return boot device

13.2.2.32 `sc_err_t sc_misc_get_boot_type` ( `sc_ipc_t ipc`, `sc_misc_bt_t * type` )

This function returns the boot type.

**Parameters**

in	<i>ipc</i>	IPC handle
out	<i>type</i>	pointer to return boot type

**Returns**

Returns and error code (SC\_ERR\_NONE = success).

Return errors code:

- SC\_ERR\_UNAVAILABLE if type not passed by ROM

13.2.2.33 void `sc_misc_get_button_status` ( `sc_ipc_t ipc`, `sc_bool_t * status` )

This function returns the current status of the ON/OFF button.

**Parameters**

in	<i>ipc</i>	IPC handle
out	<i>status</i>	pointer to return button status

13.2.2.34 `sc_err_t sc_misc_rompatch_checksum` ( `sc_ipc_t ipc`, `uint32_t * checksum` )

This function returns the ROM patch checksum.

**Parameters**

in	<i>ipc</i>	IPC handle
out	<i>checksum</i>	pointer to return checksum

**Returns**

Returns and error code (SC\_ERR\_NONE = success).

13.2.2.35 `sc_err_t sc_misc_board_ioctl ( sc_ipc_t ipc, uint32_t* parm1, uint32_t* parm2, uint32_t* parm3 )`

This function calls the board IOCTL function.

**Parameters**

in	<i>ipc</i>	IPC handle
in, out	<i>parm1</i>	pointer to pass parameter 1
in, out	<i>parm2</i>	pointer to pass parameter 2
in, out	<i>parm3</i>	pointer to pass parameter 3

**Returns**

Returns and error code (SC\_ERR\_NONE = success).

## 13.3 (SVC) Pad Service

Module for the Pad Control (PAD) service.

### Typedefs

- typedef [uint8\\_t sc\\_pad\\_config\\_t](#)  
*This type is used to declare a pad config.*
- typedef [uint8\\_t sc\\_pad\\_iso\\_t](#)  
*This type is used to declare a pad low-power isolation config.*
- typedef [uint8\\_t sc\\_pad\\_28fdsoi\\_dse\\_t](#)  
*This type is used to declare a drive strength.*
- typedef [uint8\\_t sc\\_pad\\_28fdsoi\\_ps\\_t](#)  
*This type is used to declare a pull select.*
- typedef [uint8\\_t sc\\_pad\\_28fdsoi\\_pus\\_t](#)  
*This type is used to declare a pull-up select.*
- typedef [uint8\\_t sc\\_pad\\_wakeup\\_t](#)  
*This type is used to declare a wakeup mode of a pad.*

### Defines for type widths

- #define [SC\\_PAD\\_MUX\\_W](#) 3U  
*Width of mux parameter.*

### Defines for [sc\\_pad\\_config\\_t](#)

- #define [SC\\_PAD\\_CONFIG\\_NORMAL](#) 0U  
*Normal.*
- #define [SC\\_PAD\\_CONFIG\\_OD](#) 1U  
*Open Drain.*
- #define [SC\\_PAD\\_CONFIG\\_OD\\_IN](#) 2U  
*Open Drain and input.*
- #define [SC\\_PAD\\_CONFIG\\_OUT\\_IN](#) 3U  
*Output and input.*

### Defines for [sc\\_pad\\_iso\\_t](#)

- #define [SC\\_PAD\\_ISO\\_OFF](#) 0U  
*ISO latch is transparent.*
- #define [SC\\_PAD\\_ISO\\_EARLY](#) 1U  
*Follow EARLY\_ISO.*
- #define [SC\\_PAD\\_ISO\\_LATE](#) 2U  
*Follow LATE\_ISO.*
- #define [SC\\_PAD\\_ISO\\_ON](#) 3U  
*ISO latched data is held.*

**Defines for sc\_pad\_28fdsoi\_dse\_t**

- #define SC\_PAD\_28FDSOI\_DSE\_18V\_1MA 0U  
*Drive strength of 1mA for 1.8v.*
- #define SC\_PAD\_28FDSOI\_DSE\_18V\_2MA 1U  
*Drive strength of 2mA for 1.8v.*
- #define SC\_PAD\_28FDSOI\_DSE\_18V\_4MA 2U  
*Drive strength of 4mA for 1.8v.*
- #define SC\_PAD\_28FDSOI\_DSE\_18V\_6MA 3U  
*Drive strength of 6mA for 1.8v.*
- #define SC\_PAD\_28FDSOI\_DSE\_18V\_8MA 4U  
*Drive strength of 8mA for 1.8v.*
- #define SC\_PAD\_28FDSOI\_DSE\_18V\_10MA 5U  
*Drive strength of 10mA for 1.8v.*
- #define SC\_PAD\_28FDSOI\_DSE\_18V\_12MA 6U  
*Drive strength of 12mA for 1.8v.*
- #define SC\_PAD\_28FDSOI\_DSE\_18V\_HS 7U  
*High-speed drive strength for 1.8v.*
- #define SC\_PAD\_28FDSOI\_DSE\_33V\_2MA 0U  
*Drive strength of 2mA for 3.3v.*
- #define SC\_PAD\_28FDSOI\_DSE\_33V\_4MA 1U  
*Drive strength of 4mA for 3.3v.*
- #define SC\_PAD\_28FDSOI\_DSE\_33V\_8MA 2U  
*Drive strength of 8mA for 3.3v.*
- #define SC\_PAD\_28FDSOI\_DSE\_33V\_12MA 3U  
*Drive strength of 12mA for 3.3v.*
- #define SC\_PAD\_28FDSOI\_DSE\_DV\_HIGH 0U  
*High drive strength for dual volt.*
- #define SC\_PAD\_28FDSOI\_DSE\_DV\_LOW 1U  
*Low drive strength for dual volt.*

**Defines for sc\_pad\_28fdsoi\_ps\_t**

- #define SC\_PAD\_28FDSOI\_PS\_KEEPER 0U  
*Bus-keeper (only valid for 1.8v)*
- #define SC\_PAD\_28FDSOI\_PS\_PU 1U  
*Pull-up.*
- #define SC\_PAD\_28FDSOI\_PS\_PD 2U  
*Pull-down.*
- #define SC\_PAD\_28FDSOI\_PS\_NONE 3U  
*No pull (disabled)*

### Defines for `sc_pad_28fdsoi_pus_t`

- `#define SC_PAD_28FDSOI_PUS_30K_PD 0U`  
*30K pull-down*
- `#define SC_PAD_28FDSOI_PUS_100K_PU 1U`  
*100K pull-up*
- `#define SC_PAD_28FDSOI_PUS_3K_PU 2U`  
*3K pull-up*
- `#define SC_PAD_28FDSOI_PUS_30K_PU 3U`  
*30K pull-up*

### Defines for `sc_pad_wakeup_t`

- `#define SC_PAD_WAKEUP_OFF 0U`  
*Off.*
- `#define SC_PAD_WAKEUP_CLEAR 1U`  
*Clears pending flag.*
- `#define SC_PAD_WAKEUP_LOW_LVL 4U`  
*Low level.*
- `#define SC_PAD_WAKEUP_FALL_EDGE 5U`  
*Falling edge.*
- `#define SC_PAD_WAKEUP_RISE_EDGE 6U`  
*Rising edge.*
- `#define SC_PAD_WAKEUP_HIGH_LVL 7U`  
*High-level.*

### Generic Functions

- `sc_err_t sc_pad_set_mux` (`sc_ipc_t ipc`, `sc_pad_t pad`, `uint8_t mux`, `sc_pad_config_t config`, `sc_pad_iso_t iso`)  
*This function configures the mux settings for a pad.*
- `sc_err_t sc_pad_get_mux` (`sc_ipc_t ipc`, `sc_pad_t pad`, `uint8_t *mux`, `sc_pad_config_t *config`, `sc_pad_iso_t *iso`)  
*This function gets the mux settings for a pad.*
- `sc_err_t sc_pad_set_gp` (`sc_ipc_t ipc`, `sc_pad_t pad`, `uint32_t ctrl`)  
*This function configures the general purpose pad control.*
- `sc_err_t sc_pad_get_gp` (`sc_ipc_t ipc`, `sc_pad_t pad`, `uint32_t *ctrl`)  
*This function gets the general purpose pad control.*
- `sc_err_t sc_pad_set_wakeup` (`sc_ipc_t ipc`, `sc_pad_t pad`, `sc_pad_wakeup_t wakeup`)  
*This function configures the wakeup mode of the pad.*
- `sc_err_t sc_pad_get_wakeup` (`sc_ipc_t ipc`, `sc_pad_t pad`, `sc_pad_wakeup_t *wakeup`)  
*This function gets the wakeup mode of a pad.*
- `sc_err_t sc_pad_set_all` (`sc_ipc_t ipc`, `sc_pad_t pad`, `uint8_t mux`, `sc_pad_config_t config`, `sc_pad_iso_t iso`, `uint32_t ctrl`, `sc_pad_wakeup_t wakeup`)  
*This function configures a pad.*
- `sc_err_t sc_pad_get_all` (`sc_ipc_t ipc`, `sc_pad_t pad`, `uint8_t *mux`, `sc_pad_config_t *config`, `sc_pad_iso_t *iso`, `uint32_t *ctrl`, `sc_pad_wakeup_t *wakeup`)  
*This function gets a pad's config.*

## SoC Specific Functions

- `sc_err_t sc_pad_set` (`sc_ipc_t ipc`, `sc_pad_t pad`, `uint32_t val`)  
*This function configures the settings for a pad.*
- `sc_err_t sc_pad_get` (`sc_ipc_t ipc`, `sc_pad_t pad`, `uint32_t *val`)  
*This function gets the settings for a pad.*

## Technology Specific Functions

- `sc_err_t sc_pad_set_gp_28fdsoi` (`sc_ipc_t ipc`, `sc_pad_t pad`, `sc_pad_28fdsoi_dse_t dse`, `sc_pad_28fdsoi_ps_t ps`)  
*This function configures the pad control specific to 28FDSOI.*
- `sc_err_t sc_pad_get_gp_28fdsoi` (`sc_ipc_t ipc`, `sc_pad_t pad`, `sc_pad_28fdsoi_dse_t *dse`, `sc_pad_28fdsoi_ps_t *ps`)  
*This function gets the pad control specific to 28FDSOI.*
- `sc_err_t sc_pad_set_gp_28fdsoi_hsic` (`sc_ipc_t ipc`, `sc_pad_t pad`, `sc_pad_28fdsoi_dse_t dse`, `sc_bool_t hys`, `sc_pad_28fdsoi_pus_t pus`, `sc_bool_t pke`, `sc_bool_t pue`)  
*This function configures the pad control specific to 28FDSOI.*
- `sc_err_t sc_pad_get_gp_28fdsoi_hsic` (`sc_ipc_t ipc`, `sc_pad_t pad`, `sc_pad_28fdsoi_dse_t *dse`, `sc_bool_t *hys`, `sc_pad_28fdsoi_pus_t *pus`, `sc_bool_t *pke`, `sc_bool_t *pue`)  
*This function gets the pad control specific to 28FDSOI.*
- `sc_err_t sc_pad_set_gp_28fdsoi_comp` (`sc_ipc_t ipc`, `sc_pad_t pad`, `uint8_t compen`, `sc_bool_t fastfrz`, `uint8_t rasrcp`, `uint8_t rasrcn`, `sc_bool_t nasrc_sel`, `sc_bool_t psw_ovr`)  
*This function configures the compensation control specific to 28FDSOI.*
- `sc_err_t sc_pad_get_gp_28fdsoi_comp` (`sc_ipc_t ipc`, `sc_pad_t pad`, `uint8_t *compen`, `sc_bool_t *fastfrz`, `uint8_t *rasrcp`, `uint8_t *rasrcn`, `sc_bool_t *nasrc_sel`, `sc_bool_t *compok`, `uint8_t *nasrc`, `sc_bool_t *psw_ovr`)  
*This function gets the compensation control specific to 28FDSOI.*

### 13.3.1 Detailed Description

Module for the Pad Control (PAD) service.

Pad configuration is managed by SC firmware. The pad configuration features supported by the SC firmware include:

- Configuring the mux, input/output connection, and low-power isolation mode.
- Configuring the technology-specific pad setting such as drive strength, pullup/pulldown, etc.
- Configuring compensation for pad groups with dual voltage capability.

Pad functions fall into one of three categories. Generic functions are common to all SoCs and all process technologies. SoC functions are raw low-level functions. Technology-specific functions are specific to the process technology.

The list of pads is SoC specific. Refer to the SoC [Pad List](#) for valid pad values. Note that all pads exist on a die but may or may not be brought out by the specific package. Mapping of pads to package pins/balls is documented in the associated Data Sheet. Some pads may not be brought out because the part (die+package) is defeatured and some pads may connect to the substrate in the package.

Some pads (SC\_P\_COMP\_\*) that can be specified are not individual pads but are in fact pad groups. These groups have additional configuration that can be done using the `sc_pad_set_gp_28fdsoi_comp()` function. More info on these can be found in the associated Reference Manual.

Pads are managed as a resource by the Resource Manager (RM). They have assigned owners and only the owners can configure the pads. Some of the pads are reserved for use by the SCFW itself and this can be overridden with the implementation of `board_config_sc()`. Additionally, pads may be assigned to various other partitions via the implementation of `board_system_config()`.

Note muxing two input pads to the same IP functional signal will result in undefined behavior.

[pad/details.dox](#)

### 13.3.2 Typedef Documentation

#### 13.3.2.1 typedef uint8\_t sc\_pad\_config\_t

This type is used to declare a pad config.

It determines how the output data is driven, pull-up is controlled, and input signal is connected. Normal and OD are typical and only connect the input when the output is not driven. The IN options are less common and force an input connection even when driving the output.

#### 13.3.2.2 typedef uint8\_t sc\_pad\_iso\_t

This type is used to declare a pad low-power isolation config.

ISO\_LATE is the most common setting. ISO\_EARLY is only used when an output pad is directly determined by another input pad. The other two are only used when SW wants to directly control isolation.

#### 13.3.2.3 typedef uint8\_t sc\_pad\_28fdsoi\_dse\_t

This type is used to declare a drive strength.

Note it is specific to 28FDSOI. Also note that valid values depend on the pad type.

#### 13.3.2.4 typedef uint8\_t sc\_pad\_28fdsoi\_ps\_t

This type is used to declare a pull select.

Note it is specific to 28FDSOI.

#### 13.3.2.5 typedef uint8\_t sc\_pad\_28fdsoi\_pus\_t

This type is used to declare a pull-up select.

Note it is specific to 28FDSOI HSIC pads.

### 13.3.3 Function Documentation

#### 13.3.3.1 `sc_err_t sc_pad_set_mux( sc_ipc_t ipc, sc_pad_t pad, uint8_t mux, sc_pad_config_t config, sc_pad_iso_t iso )`

This function configures the mux settings for a pad.

This includes the signal mux, pad config, and low-power isolation mode.



**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>pad</i>	pad to configure
in	<i>mux</i>	mux setting
in	<i>config</i>	pad config
in	<i>iso</i>	low-power isolation mode

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the pad owner

Note muxing two input pads to the same IP functional signal will result in undefined behavior.

Refer to the SoC [Pad List](#) for valid pad values.

**13.3.3.2** `sc_err_t sc_pad_get_mux ( sc_ipc_t ipc, sc_pad_t pad, uint8_t * mux, sc_pad_config_t * config, sc_pad_iso_t * iso )`

This function gets the mux settings for a pad.

This includes the signal mux, pad config, and low-power isolation mode.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>pad</i>	pad to query
out	<i>mux</i>	pointer to return mux setting
out	<i>config</i>	pointer to return pad config
out	<i>iso</i>	pointer to return low-power isolation mode

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the pad owner

Refer to the SoC [Pad List](#) for valid pad values.

### 13.3.3.3 `sc_err_t sc_pad_set_gp ( sc_ipc_t ipc, sc_pad_t pad, uint32_t ctrl )`

This function configures the general purpose pad control.

This is technology dependent and includes things like drive strength, slew rate, pull up/down, etc. Refer to the SoC Reference Manual for bit field details.

#### Parameters

in	<i>ipc</i>	IPC handle
in	<i>pad</i>	pad to configure
in	<i>ctrl</i>	control value to set

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the pad owner

Refer to the SoC [Pad List](#) for valid pad values.

### 13.3.3.4 `sc_err_t sc_pad_get_gp ( sc_ipc_t ipc, sc_pad_t pad, uint32_t * ctrl )`

This function gets the general purpose pad control.

This is technology dependent and includes things like drive strength, slew rate, pull up/down, etc. Refer to the SoC Reference Manual for bit field details.

#### Parameters

in	<i>ipc</i>	IPC handle
in	<i>pad</i>	pad to query
out	<i>ctrl</i>	pointer to return control value

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the pad owner

Refer to the SoC [Pad List](#) for valid pad values.

### 13.3.3.5 `sc_err_t sc_pad_set_wakeup ( sc_ipc_t ipc, sc_pad_t pad, sc_pad_wakeup_t wakeup )`

This function configures the wakeup mode of the pad.

#### Parameters

in	<i>ipc</i>	IPC handle
in	<i>pad</i>	pad to configure
in	<i>wakeup</i>	wakeup to set

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the pad owner

Refer to the SoC [Pad List](#) for valid pad values.

### 13.3.3.6 `sc_err_t sc_pad_get_wakeup ( sc_ipc_t ipc, sc_pad_t pad, sc_pad_wakeup_t * wakeup )`

This function gets the wakeup mode of a pad.

#### Parameters

in	<i>ipc</i>	IPC handle
in	<i>pad</i>	pad to query
out	<i>wakeup</i>	pointer to return wakeup

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the pad owner

Refer to the SoC [Pad List](#) for valid pad values.

13.3.3.7 `sc_err_t sc_pad_set_all ( sc_ipc_t ipc, sc_pad_t pad, uint8_t mux, sc_pad_config_t config, sc_pad_iso_t iso, uint32_t ctrl, sc_pad_wakeup_t wakeup )`

This function configures a pad.

## Parameters

in	<i>ipc</i>	IPC handle
in	<i>pad</i>	pad to configure
in	<i>mux</i>	mux setting
in	<i>config</i>	pad config
in	<i>iso</i>	low-power isolation mode
in	<i>ctrl</i>	control value
in	<i>wakeup</i>	wakeup to set

## See also

[sc\\_pad\\_set\\_mux\(\)](#).  
[sc\\_pad\\_set\\_gp\(\)](#).

## Return errors:

- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the pad owner

## Returns

Returns an error code (SC\_ERR\_NONE = success).

Note muxing two input pads to the same IP functional signal will result in undefined behavior.

Refer to the SoC [Pad List](#) for valid pad values.

**13.3.3.8** `sc_err_t sc_pad_get_all ( sc_ipc_t ipc, sc_pad_t pad, uint8_t * mux, sc_pad_config_t * config, sc_pad_iso_t * iso, uint32_t * ctrl, sc_pad_wakeup_t * wakeup )`

This function gets a pad's config.

## Parameters

in	<i>ipc</i>	IPC handle
in	<i>pad</i>	pad to query
out	<i>mux</i>	pointer to return mux setting
out	<i>config</i>	pointer to return pad config
out	<i>iso</i>	pointer to return low-power isolation mode
out	<i>ctrl</i>	pointer to return control value
out	<i>wakeup</i>	pointer to return wakeup to set

**See also**

[sc\\_pad\\_set\\_mux\(\)](#).  
[sc\\_pad\\_set\\_gp\(\)](#).

**Return errors:**

- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the pad owner

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Refer to the SoC [Pad List](#) for valid pad values.

### 13.3.3.9 `sc_err_t sc_pad_set ( sc_ipc_t ipc, sc_pad_t pad, uint32_t val )`

This function configures the settings for a pad.

This setting is SoC specific.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>pad</i>	pad to configure
in	<i>val</i>	value to set

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

**Return errors:**

- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the pad owner

Refer to the SoC [Pad List](#) for valid pad values.

### 13.3.3.10 `sc_err_t sc_pad_get ( sc_ipc_t ipc, sc_pad_t pad, uint32_t * val )`

This function gets the settings for a pad.

This setting is SoC specific.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>pad</i>	pad to query
out	<i>val</i>	pointer to return setting

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

**Return errors:**

- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the pad owner

Refer to the SoC [Pad List](#) for valid pad values.

13.3.3.11 `sc_err_t sc_pad_set_gp_28fdsoi ( sc_ipc_t ipc, sc_pad_t pad, sc_pad_28fdsoi_dse_t dse, sc_pad_28fdsoi_ps_t ps )`

This function configures the pad control specific to 28FDSOI.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>pad</i>	pad to configure
in	<i>dse</i>	drive strength
in	<i>ps</i>	pull select

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

**Return errors:**

- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the pad owner,
- SC\_ERR\_UNAVAILABLE if process not applicable

Refer to the SoC [Pad List](#) for valid pad values.

13.3.3.12 `sc_err_t sc_pad_get_gp_28fdsoi ( sc_ipc_t ipc, sc_pad_t pad, sc_pad_28fdsoi_dse_t * dse, sc_pad_28fdsoi_ps_t * ps )`

This function gets the pad control specific to 28FDSOI.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>pad</i>	pad to query
out	<i>dse</i>	pointer to return drive strength
out	<i>ps</i>	pointer to return pull select

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the pad owner,
- SC\_ERR\_UNAVAILABLE if process not applicable

Refer to the SoC [Pad List](#) for valid pad values.

13.3.3.13 `sc_err_t sc_pad_set_gp_28fdsoi_hsic ( sc_ipc_t ipc, sc_pad_t pad, sc_pad_28fdsoi_dse_t dse, sc_bool_t hys, sc_pad_28fdsoi_pus_t pus, sc_bool_t pke, sc_bool_t pue )`

This function configures the pad control specific to 28FDSOI.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>pad</i>	pad to configure
in	<i>dse</i>	drive strength
in	<i>hys</i>	hysteresis
in	<i>pus</i>	pull-up select
in	<i>pke</i>	pull keeper enable
in	<i>pue</i>	pull-up enable

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the pad owner,
- SC\_ERR\_UNAVAILABLE if process not applicable

Refer to the SoC [Pad List](#) for valid pad values.



13.3.3.14 `sc_err_t sc_pad_get_gp_28fdsoi_hsic ( sc_ipc_t ipc, sc_pad_t pad, sc_pad_28fdsoi_dse_t * dse, sc_bool_t * hys, sc_pad_28fdsoi_pus_t * pus, sc_bool_t * pke, sc_bool_t * pue )`

This function gets the pad control specific to 28FDSOI.

#### Parameters

in	<i>ipc</i>	IPC handle
in	<i>pad</i>	pad to query
out	<i>dse</i>	pointer to return drive strength
out	<i>hys</i>	pointer to return hysteresis
out	<i>pus</i>	pointer to return pull-up select
out	<i>pke</i>	pointer to return pull keeper enable
out	<i>pue</i>	pointer to return pull-up enable

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the pad owner,
- SC\_ERR\_UNAVAILABLE if process not applicable

Refer to the SoC [Pad List](#) for valid pad values.

13.3.3.15 `sc_err_t sc_pad_set_gp_28fdsoi_comp ( sc_ipc_t ipc, sc_pad_t pad, uint8_t compen, sc_bool_t fastfrz, uint8_t rasrcp, uint8_t rasrcn, sc_bool_t nasrc_sel, sc_bool_t psw_ovr )`

This function configures the compensation control specific to 28FDSOI.

#### Parameters

in	<i>ipc</i>	IPC handle
in	<i>pad</i>	pad to configure
in	<i>compen</i>	compensation/freeze mode
in	<i>fastfrz</i>	fast freeze
in	<i>rasrcp</i>	compensation code for PMOS
in	<i>rasrcn</i>	compensation code for NMOS
in	<i>nasrc_sel</i>	NASRC read select
in	<i>psw_ovr</i>	2.5v override

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

**Return errors:**

- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the pad owner,
- SC\_ERR\_UNAVAILABLE if process not applicable

Refer to the SoC [Pad List](#) for valid pad values.

Note *psw\_ovr* is only applicable to pads supporting 2.5 volt operation (e.g. some Ethernet pads).

```
13.3.3.16 sc_err_t sc_pad_get_gp_28fdsoi_comp ( sc_ipc_t ipc, sc_pad_t pad, uint8_t * compen, sc_bool_t * fastfrz,
      uint8_t * rasrcp, uint8_t * rasrcn, sc_bool_t * nasrc_sel, sc_bool_t * compok, uint8_t * nasrc, sc_bool_t *
      psw_ovr )
```

This function gets the compensation control specific to 28FDSOI.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>pad</i>	pad to query
out	<i>compen</i>	pointer to return compensation/freeze mode
out	<i>fastfrz</i>	pointer to return fast freeze
out	<i>rasrcp</i>	pointer to return compensation code for PMOS
out	<i>rasrcn</i>	pointer to return compensation code for NMOS
out	<i>nasrc_sel</i>	pointer to return NASRC read select
out	<i>compok</i>	pointer to return compensation status
out	<i>nasrc</i>	pointer to return NASRCP/NASRCN
out	<i>psw_ovr</i>	pointer to return the 2.5v override

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

**Return errors:**

- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the pad owner,
- SC\_ERR\_UNAVAILABLE if process not applicable

Refer to the SoC [Pad List](#) for valid pad values.

## 13.4 (SVC) Power Management Service

Module for the Power Management (PM) service.

### Typedefs

- typedef `uint8_t sc_pm_power_mode_t`  
*This type is used to declare a power mode.*
- typedef `uint8_t sc_pm_clk_t`  
*This type is used to declare a clock.*
- typedef `uint8_t sc_pm_clk_mode_t`  
*This type is used to declare a clock mode.*
- typedef `uint8_t sc_pm_clk_parent_t`  
*This type is used to declare the clock parent.*
- typedef `uint32_t sc_pm_clock_rate_t`  
*This type is used to declare clock rates.*
- typedef `uint8_t sc_pm_reset_type_t`  
*This type is used to declare a desired reset type.*
- typedef `uint8_t sc_pm_reset_reason_t`  
*This type is used to declare a reason for a reset.*
- typedef `uint8_t sc_pm_sys_if_t`  
*This type is used to specify a system-level interface to be power managed.*
- typedef `uint8_t sc_pm_wake_src_t`  
*This type is used to specify a wake source for CPU resources.*

### Defines for type widths

- #define `SC_PM_POWER_MODE_W` 2U  
*Width of `sc_pm_power_mode_t`.*
- #define `SC_PM_CLOCK_MODE_W` 3U  
*Width of `sc_pm_clock_mode_t`.*
- #define `SC_PM_RESET_TYPE_W` 2U  
*Width of `sc_pm_reset_type_t`.*
- #define `SC_PM_RESET_REASON_W` 4U  
*Width of `sc_pm_reset_reason_t`.*

### Defines for ALL parameters

- #define `SC_PM_CLK_ALL` ((`sc_pm_clk_t`) UINT8\_MAX)  
*All clocks.*

### Defines for `sc_pm_power_mode_t`

- #define `SC_PM_PW_MODE_OFF` 0U  
*Power off.*
- #define `SC_PM_PW_MODE_STBY` 1U  
*Power in standby.*
- #define `SC_PM_PW_MODE_LP` 2U  
*Power in low-power.*
- #define `SC_PM_PW_MODE_ON` 3U  
*Power on.*

### Defines for `sc_pm_clk_t`

- #define `SC_PM_CLK_SLV_BUS` 0U  
*Slave bus clock.*
- #define `SC_PM_CLK_MST_BUS` 1U  
*Master bus clock.*
- #define `SC_PM_CLK_PER` 2U  
*Peripheral clock.*
- #define `SC_PM_CLK_PHY` 3U  
*Phy clock.*
- #define `SC_PM_CLK_MISC` 4U  
*Misc clock.*
- #define `SC_PM_CLK_MISC0` 0U  
*Misc 0 clock.*
- #define `SC_PM_CLK_MISC1` 1U  
*Misc 1 clock.*
- #define `SC_PM_CLK_MISC2` 2U  
*Misc 2 clock.*
- #define `SC_PM_CLK_MISC3` 3U  
*Misc 3 clock.*
- #define `SC_PM_CLK_MISC4` 4U  
*Misc 4 clock.*
- #define `SC_PM_CLK_CPU` 2U  
*CPU clock.*
- #define `SC_PM_CLK_PLL` 4U  
*PLL.*
- #define `SC_PM_CLK_BYPASS` 4U  
*Bypass clock.*

**Defines for sc\_pm\_clk\_mode\_t**

- #define SC\_PM\_CLK\_MODE\_ROM\_INIT 0U  
*Clock is initialized by ROM.*
- #define SC\_PM\_CLK\_MODE\_OFF 1U  
*Clock is disabled.*
- #define SC\_PM\_CLK\_MODE\_ON 2U  
*Clock is enabled.*
- #define SC\_PM\_CLK\_MODE\_AUTOGATE\_SW 3U  
*Clock is in SW autogate mode.*
- #define SC\_PM\_CLK\_MODE\_AUTOGATE\_HW 4U  
*Clock is in HW autogate mode.*
- #define SC\_PM\_CLK\_MODE\_AUTOGATE\_SW\_HW 5U  
*Clock is in SW-HW autogate mode.*

**Defines for sc\_pm\_clk\_parent\_t**

- #define SC\_PM\_PARENT\_XTAL 0U  
*Parent is XTAL.*
- #define SC\_PM\_PARENT\_PLL0 1U  
*Parent is PLL0.*
- #define SC\_PM\_PARENT\_PLL1 2U  
*Parent is PLL1 or PLL0/2.*
- #define SC\_PM\_PARENT\_PLL2 3U  
*Parent in PLL2 or PLL0/4.*
- #define SC\_PM\_PARENT\_BYPASS 4U  
*Parent is a bypass clock.*

**Defines for sc\_pm\_reset\_type\_t**

- #define SC\_PM\_RESET\_TYPE\_COLD 0U  
*Cold reset.*
- #define SC\_PM\_RESET\_TYPE\_WARM 1U  
*Warm reset.*
- #define SC\_PM\_RESET\_TYPE\_BOARD 2U  
*Board reset.*

### Defines for `sc_pm_reset_reason_t`

- #define `SC_PM_RESET_REASON_POR` 0U  
*Power on reset.*
- #define `SC_PM_RESET_REASON_JTAG` 1U  
*JTAG reset.*
- #define `SC_PM_RESET_REASON_SW` 2U  
*Software reset.*
- #define `SC_PM_RESET_REASON_WDOG` 3U  
*Partition watchdog reset.*
- #define `SC_PM_RESET_REASON_LOCKUP` 4U  
*SCU lockup reset.*
- #define `SC_PM_RESET_REASON_SNVS` 5U  
*SNVS reset.*
- #define `SC_PM_RESET_REASON_TEMP` 6U  
*Temp panic reset.*
- #define `SC_PM_RESET_REASON_MSI` 7U  
*MSI reset.*
- #define `SC_PM_RESET_REASON_UECC` 8U  
*ECC reset.*
- #define `SC_PM_RESET_REASON_SCFW_WDOG` 9U  
*SCFW watchdog reset.*
- #define `SC_PM_RESET_REASON_ROM_WDOG` 10U  
*SCU ROM watchdog reset.*
- #define `SC_PM_RESET_REASON_SECO` 11U  
*SECO reset.*
- #define `SC_PM_RESET_REASON_SCFW_FAULT` 12U  
*SCFW fault reset.*

### Defines for `sc_pm_sys_if_t`

- #define `SC_PM_SYS_IF_INTERCONNECT` 0U  
*System interconnect.*
- #define `SC_PM_SYS_IF_MU` 1U  
*AP -> SCU message units.*
- #define `SC_PM_SYS_IF_OCMEM` 2U  
*On-chip memory (ROM/OCRAM)*
- #define `SC_PM_SYS_IF_DDR` 3U  
*DDR memory.*

### Defines for `sc_pm_wake_src_t`

- `#define SC_PM_WAKE_SRC_NONE 0U`  
*No wake source, used for self-kill.*
- `#define SC_PM_WAKE_SRC_SCU 1U`  
*Wakeup from SCU to resume CPU (IRQSTEER & GIC powered down)*
- `#define SC_PM_WAKE_SRC_IRQSTEER 2U`  
*Wakeup from IRQSTEER to resume CPU (GIC powered down)*
- `#define SC_PM_WAKE_SRC_IRQSTEER_GIC 3U`  
*Wakeup from IRQSTEER+GIC to wake CPU (GIC clock gated)*
- `#define SC_PM_WAKE_SRC_GIC 4U`  
*Wakeup from GIC to wake CPU.*

### Power Functions

- `sc_err_t sc_pm_set_sys_power_mode` (`sc_ipc_t ipc`, `sc_pm_power_mode_t mode`)  
*This function sets the system power mode.*
- `sc_err_t sc_pm_set_partition_power_mode` (`sc_ipc_t ipc`, `sc_rm_pt_t pt`, `sc_pm_power_mode_t mode`)  
*This function sets the power mode of a partition.*
- `sc_err_t sc_pm_get_sys_power_mode` (`sc_ipc_t ipc`, `sc_rm_pt_t pt`, `sc_pm_power_mode_t *mode`)  
*This function gets the power mode of a partition.*
- `sc_err_t sc_pm_set_resource_power_mode` (`sc_ipc_t ipc`, `sc_rsrc_t resource`, `sc_pm_power_mode_t mode`)  
*This function sets the power mode of a resource.*
- `sc_err_t sc_pm_set_resource_power_mode_all` (`sc_ipc_t ipc`, `sc_rm_pt_t pt`, `sc_pm_power_mode_t mode`, `sc_rsrc_t exclude`)  
*This function sets the power mode for all the resources owned by a child partition.*
- `sc_err_t sc_pm_get_resource_power_mode` (`sc_ipc_t ipc`, `sc_rsrc_t resource`, `sc_pm_power_mode_t *mode`)  
*This function gets the power mode of a resource.*
- `sc_err_t sc_pm_req_low_power_mode` (`sc_ipc_t ipc`, `sc_rsrc_t resource`, `sc_pm_power_mode_t mode`)  
*This function requests the low power mode some of the resources can enter based on their state.*
- `sc_err_t sc_pm_req_cpu_low_power_mode` (`sc_ipc_t ipc`, `sc_rsrc_t resource`, `sc_pm_power_mode_t mode`, `sc_pm_wake_src_t wake_src`)  
*This function requests low-power mode entry for CPU/cluster resources.*
- `sc_err_t sc_pm_set_cpu_resume_addr` (`sc_ipc_t ipc`, `sc_rsrc_t resource`, `sc_faddr_t address`)  
*This function is used to set the resume address of a CPU.*
- `sc_err_t sc_pm_set_cpu_resume` (`sc_ipc_t ipc`, `sc_rsrc_t resource`, `sc_bool_t isPrimary`, `sc_faddr_t address`)  
*This function is used to set parameters for CPU resume from low-power mode.*
- `sc_err_t sc_pm_req_sys_if_power_mode` (`sc_ipc_t ipc`, `sc_rsrc_t resource`, `sc_pm_sys_if_t sys_if`, `sc_pm_power_mode_t hpm`, `sc_pm_power_mode_t lpm`)  
*This function requests the power mode configuration for system-level interfaces including messaging units, interconnect, and memories.*

## Clock/PLL Functions

- [sc\\_err\\_t sc\\_pm\\_set\\_clock\\_rate](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_pm\\_clk\\_t](#) clk, [sc\\_pm\\_clock\\_rate\\_t](#) \*rate)  
*This function sets the rate of a resource's clock/PLL.*
- [sc\\_err\\_t sc\\_pm\\_get\\_clock\\_rate](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_pm\\_clk\\_t](#) clk, [sc\\_pm\\_clock\\_rate\\_t](#) \*rate)  
*This function gets the rate of a resource's clock/PLL.*
- [sc\\_err\\_t sc\\_pm\\_clock\\_enable](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_pm\\_clk\\_t](#) clk, [sc\\_bool\\_t](#) enable, [sc\\_bool\\_t](#) autog)  
*This function enables/disables a resource's clock.*
- [sc\\_err\\_t sc\\_pm\\_set\\_clock\\_parent](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_pm\\_clk\\_t](#) clk, [sc\\_pm\\_clk\\_parent\\_t](#) parent)  
*This function sets the parent of a resource's clock.*
- [sc\\_err\\_t sc\\_pm\\_get\\_clock\\_parent](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_pm\\_clk\\_t](#) clk, [sc\\_pm\\_clk\\_parent\\_t](#) \*parent)  
*This function gets the parent of a resource's clock.*

## Reset Functions

- [sc\\_err\\_t sc\\_pm\\_reset](#) (sc\_ipc\_t ipc, [sc\\_pm\\_reset\\_type\\_t](#) type)  
*This function is used to reset the system.*
- [sc\\_err\\_t sc\\_pm\\_reset\\_reason](#) (sc\_ipc\_t ipc, [sc\\_pm\\_reset\\_reason\\_t](#) \*reason)  
*This function gets a caller's reset reason.*
- [sc\\_err\\_t sc\\_pm\\_get\\_reset\\_part](#) (sc\_ipc\_t ipc, [sc\\_rm\\_pt\\_t](#) \*pt)  
*This function gets the partition that caused a reset.*
- [sc\\_err\\_t sc\\_pm\\_boot](#) (sc\_ipc\_t ipc, [sc\\_rm\\_pt\\_t](#) pt, [sc\\_rsrc\\_t](#) resource\_cpu, [sc\\_faddr\\_t](#) boot\_addr, [sc\\_rsrc\\_t](#) resource\_mu, [sc\\_rsrc\\_t](#) resource\_dev)  
*This function is used to boot a partition.*
- [sc\\_err\\_t sc\\_pm\\_set\\_boot\\_parm](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource\_cpu, [sc\\_faddr\\_t](#) boot\_addr, [sc\\_rsrc\\_t](#) resource\_mu, [sc\\_rsrc\\_t](#) resource\_dev)  
*This function is used to change the boot parameters for a partition.*
- void [sc\\_pm\\_reboot](#) (sc\_ipc\_t ipc, [sc\\_pm\\_reset\\_type\\_t](#) type)  
*This function is used to reboot the caller's partition.*
- [sc\\_err\\_t sc\\_pm\\_reboot\\_partition](#) (sc\_ipc\_t ipc, [sc\\_rm\\_pt\\_t](#) pt, [sc\\_pm\\_reset\\_type\\_t](#) type)  
*This function is used to reboot a partition.*
- [sc\\_err\\_t sc\\_pm\\_reboot\\_continue](#) (sc\_ipc\_t ipc, [sc\\_rm\\_pt\\_t](#) pt)  
*This function is used to continue the reboot a partition.*
- [sc\\_err\\_t sc\\_pm\\_cpu\\_start](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_bool\\_t](#) enable, [sc\\_faddr\\_t](#) address)  
*This function is used to start/stop a CPU.*
- void [sc\\_pm\\_cpu\\_reset](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_faddr\\_t](#) address)  
*This function is used to reset a CPU.*
- [sc\\_bool\\_t sc\\_pm\\_is\\_partition\\_started](#) (sc\_ipc\_t ipc, [sc\\_rm\\_pt\\_t](#) pt)  
*This function returns a bool indicating if a partition was started.*

### 13.4.1 Detailed Description

Module for the Power Management (PM) service.

pm/details.dox



### 13.4.2 Macro Definition Documentation

#### 13.4.2.1 #define SC\_PM\_CLK\_MODE\_ROM\_INIT 0U

Clock is initialized by ROM.

#### 13.4.2.2 #define SC\_PM\_CLK\_MODE\_ON 2U

Clock is enabled.

#### 13.4.2.3 #define SC\_PM\_PARENT\_XTAL 0U

Parent is XTAL.

#### 13.4.2.4 #define SC\_PM\_PARENT\_BYPS 4U

Parent is a bypass clock.

### 13.4.3 Typedef Documentation

#### 13.4.3.1 typedef uint8\_t sc\_pm\_power\_mode\_t

This type is used to declare a power mode.

Note resources only use SC\_PM\_PW\_MODE\_OFF and SC\_PM\_PW\_MODE\_ON. The other modes are used only as system power modes.

### 13.4.4 Function Documentation

#### 13.4.4.1 sc\_err\_t sc\_pm\_set\_sys\_power\_mode ( sc\_ipc\_t *ipc*, sc\_pm\_power\_mode\_t *mode* )

This function sets the system power mode.

Only the owner of the SC\_R\_SYSTEM resource or a partition with access permissions to SC\_R\_SYSTEM can do this.

#### Parameters

in	<i>ipc</i>	IPC handle
in	<i>mode</i>	power mode to apply

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

**Return errors:**

- SC\_ERR\_PARM if invalid mode,
- SC\_ERR\_NOACCESS if caller does not have SC\_R\_SYSTEM access

**See also**

[sc\\_pm\\_set\\_sys\\_power\\_mode\(\)](#).

#### 13.4.4.2 `sc_err_t sc_pm_set_partition_power_mode ( sc_ipc_t ipc, sc_rm_pt_t pt, sc_pm_power_mode_t mode )`

This function sets the power mode of a partition.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>pt</i>	handle of partition
in	<i>mode</i>	power mode to apply

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

**Return errors:**

- SC\_ERR\_PARM if invalid partition or mode,
- SC\_ERR\_NOACCESS if caller's partition is not the owner or parent of *pt*

The power mode of the partitions is a max power any resource will be set to. Calling this will result in all resources owned by *pt* to have their power changed to the lower of *mode* or the individual resource mode set using [sc\\_pm\\_set\\_resource\\_power\\_mode\(\)](#).

#### 13.4.4.3 `sc_err_t sc_pm_get_sys_power_mode ( sc_ipc_t ipc, sc_rm_pt_t pt, sc_pm_power_mode_t * mode )`

This function gets the power mode of a partition.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>pt</i>	handle of partition
out	<i>mode</i>	pointer to return power mode

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_ERR\_PARM if invalid partition

#### 13.4.4.4 `sc_err_t sc_pm_set_resource_power_mode( sc_ipc_t ipc, sc_rsrc_t resource, sc_pm_power_mode_t mode )`

This function sets the power mode of a resource.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	ID of the resource
in	<i>mode</i>	power mode to apply

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_ERR\_PARM if invalid resource or mode,
- SC\_ERR\_NOACCESS if caller's partition is not the resource owner or parent of the owner

Resources must be at SC\_PM\_PW\_MODE\_LP mode or higher to access them, otherwise the master will get a bus error or hang.

This function will record the individual resource power mode and change it if the requested mode is lower than or equal to the partition power mode set with [sc\\_pm\\_set\\_partition\\_power\\_mode\(\)](#). In other words, the power mode of the resource will be the minimum of the resource power mode and the partition power mode.

Note some resources are still not accessible even when powered up if bus transactions go through a fabric not powered up. Examples of this are resources in display and capture subsystems which require the display controller or the imaging subsystem to be powered up first.

Not that resources are grouped into power domains by the underlying hardware. If any resource in the domain is on, the entire power domain will be on. Other power domains required to access the resource will also be turned on. Clocks required to access the peripheral will be turned on. Refer to the SoC RM for more info on power domains and access infrastructure (bus fabrics, clock domains, etc.).

#### 13.4.4.5 `sc_err_t sc_pm_set_resource_power_mode_all( sc_ipc_t ipc, sc_rm_pt_t pt, sc_pm_power_mode_t mode, sc_rsrc_t exclude )`

This function sets the power mode for all the resources owned by a child partition.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>pt</i>	handle of child partition
in	<i>mode</i>	power mode to apply
in	<i>exclude</i>	resource to exclude

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_ERR\_PARM if invalid partition or mode,
- SC\_ERR\_NOACCESS if caller's partition is not the parent of *pt*

This functions loops through all the resources owned by *pt* and sets the power mode to *mode*. It will skip setting *exclude* (SC\_R\_LAST to skip none).

This function can only be called by the parent. It is used to implement some aspects of virtualization.

13.4.4.6 `sc_err_t sc_pm_get_resource_power_mode ( sc_ipc_t ipc, sc_rsrc_t resource, sc_pm_power_mode_t * mode )`

This function gets the power mode of a resource.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	ID of the resource
out	<i>mode</i>	pointer to return power mode

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Note only SC\_PM\_PW\_MODE\_OFF and SC\_PM\_PW\_MODE\_ON are valid. The value returned does not reflect the power mode of the partition..

13.4.4.7 `sc_err_t sc_pm_req_low_power_mode ( sc_ipc_t ipc, sc_rsrc_t resource, sc_pm_power_mode_t mode )`

This function requests the low power mode some of the resources can enter based on their state.

This API is only valid for the following resources : SC\_R\_A53, SC\_R\_A53\_0, SC\_R\_A53\_1, SC\_A53\_2, SC\_A53\_3, SC\_R\_A72, SC\_R\_A72\_0, SC\_R\_A72\_1, SC\_R\_CC1, SC\_R\_A35, SC\_R\_A35\_0, SC\_R\_A35\_1, SC\_R\_A35\_2, SC←  
\_R\_A35\_3. For all other resources it will return SC\_ERR\_PARAM. This function will set the low power mode the cores, cluster and cluster associated resources will enter when all the cores in a given cluster execute WFI

## Parameters

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	ID of the resource
in	<i>mode</i>	power mode to apply

## Returns

Returns an error code (SC\_ERR\_NONE = success).

13.4.4.8 `sc_err_t sc_pm_req_cpu_low_power_mode ( sc_ipc_t ipc, sc_rsrc_t resource, sc_pm_power_mode_t mode, sc_pm_wake_src_t wake_src )`

This function requests low-power mode entry for CPU/cluster resources.

This API is only valid for the following resources: SC\_R\_A53, SC\_R\_A53\_x, SC\_R\_A72, SC\_R\_A72\_x, SC\_R\_A35, SC\_R\_A35\_x, SC\_R\_CCI. For all other resources it will return SC\_ERR\_PARAM. For individual core resources, the specified power mode and wake source will be applied after the core has entered WFI. For cluster resources, the specified power mode is applied after all cores in the cluster have entered low-power mode. For multicluster resources, the specified power mode is applied after all clusters have reached low-power mode.

## Parameters

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	ID of the resource
in	<i>mode</i>	power mode to apply
in	<i>wake_src</i>	wake source for low-power exit

## Returns

Returns an error code (SC\_ERR\_NONE = success).

13.4.4.9 `sc_err_t sc_pm_set_cpu_resume_addr ( sc_ipc_t ipc, sc_rsrc_t resource, sc_faddr_t address )`

This function is used to set the resume address of a CPU.

## Parameters

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	ID of the CPU resource
in	<i>address</i>	64-bit resume address

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_ERR\_PARM if invalid resource or address,
- SC\_ERR\_NOACCESS if caller's partition is not the parent of the resource (CPU) owner

13.4.4.10 `sc_err_t sc_pm_set_cpu_resume ( sc_ipc_t ipc, sc_rsrc_t resource, sc_bool_t isPrimary, sc_faddr_t address )`

This function is used to set parameters for CPU resume from low-power mode.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	ID of the CPU resource
in	<i>isPrimary</i>	set SC_TRUE if primary wake CPU
in	<i>address</i>	64-bit resume address

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_ERR\_PARM if invalid resource or address,
- SC\_ERR\_NOACCESS if caller's partition is not the parent of the resource (CPU) owner

13.4.4.11 `sc_err_t sc_pm_req_sys_if_power_mode ( sc_ipc_t ipc, sc_rsrc_t resource, sc_pm_sys_if_t sys_if, sc_pm_power_mode_t hpm, sc_pm_power_mode_t lpm )`

This function requests the power mode configuration for system-level interfaces including messaging units, interconnect, and memories.

This API is only valid for the following resources : SC\_R\_A53, SC\_R\_A72, and SC\_R\_M4\_x\_PID\_y. For all other resources, it will return SC\_ERR\_PARAM. The requested power mode will be captured and applied to system-level resources as system conditions allow.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	ID of the resource
in	<i>sys_if</i>	system-level interface to be configured
in	<i>hpm</i>	high-power mode for the system interface
in	<i>lpm</i>	low-power mode for the system interface

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

```
13.4.4.12 sc_err_t sc_pm_set_clock_rate ( sc_ipc_t ipc, sc_rsrc_t resource, sc_pm_clk_t clk, sc_pm_clock_rate_t * rate )
```

This function sets the rate of a resource's clock/PLL.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	ID of the resource
in	<i>clk</i>	clock/PLL to affect
in, out	<i>rate</i>	pointer to rate to set, return actual rate

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_ERR\_PARM if invalid resource or clock/PLL,
- SC\_ERR\_NOACCESS if caller's partition is not the resource owner or parent of the owner,
- SC\_ERR\_UNAVAILABLE if clock/PLL not applicable to this resource,
- SC\_ERR\_LOCKED if rate locked (usually because shared clock/PLL)

Refer to the [Clock List](#) for valid clock/PLL values.

```
13.4.4.13 sc_err_t sc_pm_get_clock_rate ( sc_ipc_t ipc, sc_rsrc_t resource, sc_pm_clk_t clk, sc_pm_clock_rate_t * rate )
```

This function gets the rate of a resource's clock/PLL.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	ID of the resource
in	<i>clk</i>	clock/PLL to affect
out	<i>rate</i>	pointer to return rate

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_ERR\_PARM if invalid resource or clock/PLL,
- SC\_ERR\_NOACCESS if caller's partition is not the resource owner or parent of the owner,
- SC\_ERR\_UNAVAILABLE if clock/PLL not applicable to this resource

Refer to the [Clock List](#) for valid clock/PLL values.

13.4.4.14 `sc_err_t sc_pm_clock_enable ( sc_ipc_t ipc, sc_rsrc_t resource, sc_pm_clk_t clk, sc_bool_t enable, sc_bool_t autog )`

This function enables/disables a resource's clock.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	ID of the resource
in	<i>clk</i>	clock to affect
in	<i>enable</i>	enable if SC_TRUE; otherwise disabled
in	<i>autog</i>	HW auto clock gating

If *resource* is SC\_R\_ALL then all resources owned will be affected. No error will be returned.

If *clk* is SC\_PM\_CLK\_ALL, then an error will be returned if any of the available clocks returns an error.

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_ERR\_PARM if invalid resource or clock,
- SC\_ERR\_NOACCESS if caller's partition is not the resource owner or parent of the owner,
- SC\_ERR\_UNAVAILABLE if clock not applicable to this resource

Refer to the [Clock List](#) for valid clock values.

13.4.4.15 `sc_err_t sc_pm_set_clock_parent ( sc_ipc_t ipc, sc_rsrc_t resource, sc_pm_clk_t clk, sc_pm_clk_parent_t parent )`

This function sets the parent of a resource's clock.

This function should only be called when the clock is disabled.



**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	ID of the resource
in	<i>clk</i>	clock to affect
in	<i>parent</i>	New parent of the clock.

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

**Return errors:**

- SC\_ERR\_PARM if invalid resource or clock,
- SC\_ERR\_NOACCESS if caller's partition is not the resource owner or parent of the owner,
- SC\_ERR\_UNAVAILABLE if clock not applicable to this resource
- SC\_ERR\_BUSY if clock is currently enabled.
- SC\_ERR\_NOPOWER if resource not powered

Refer to the [Clock List](#) for valid clock values.

13.4.4.16 `sc_err_t sc_pm_get_clock_parent ( sc_ipc_t ipc, sc_rsrc_t resource, sc_pm_clk_t clk, sc_pm_clk_parent_t * parent )`

This function gets the parent of a resource's clock.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	ID of the resource
in	<i>clk</i>	clock to affect
out	<i>parent</i>	pointer to return parent of clock.

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

**Return errors:**

- SC\_ERR\_PARM if invalid resource or clock,
- SC\_ERR\_NOACCESS if caller's partition is not the resource owner or parent of the owner,
- SC\_ERR\_UNAVAILABLE if clock not applicable to this resource

Refer to the [Clock List](#) for valid clock values.

#### 13.4.4.17 `sc_err_t sc_pm_reset ( sc_ipc_t ipc, sc_pm_reset_type_t type )`

This function is used to reset the system.

Only the owner of the SC\_R\_SYSTEM resource or a partition with access permissions to SC\_R\_SYSTEM can do this.

##### Parameters

in	<i>ipc</i>	IPC handle
in	<i>type</i>	reset type

##### Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_ERR\_PARM if invalid type,
- SC\_ERR\_NOACCESS if caller cannot access SC\_R\_SYSTEM

If this function returns, then the reset did not occur due to an invalid parameter.

#### 13.4.4.18 `sc_err_t sc_pm_reset_reason ( sc_ipc_t ipc, sc_pm_reset_reason_t * reason )`

This function gets a caller's reset reason.

##### Parameters

in	<i>ipc</i>	IPC handle
out	<i>reason</i>	pointer to return the reset reason

This function returns the reason a partition was reset. If the reason is POR, then the system reset reason will be returned.

Note depending on the connection of the WDOG\_OUT signal and the OTP programming of the PMIC, some resets may trigger a system POR and the original reason will be lost.

##### Returns

Returns an error code (SC\_ERR\_NONE = success).

#### 13.4.4.19 `sc_err_t sc_pm_get_reset_part ( sc_ipc_t ipc, sc_rm_pt_t * pt )`

This function gets the partition that caused a reset.

## Parameters

in	<i>ipc</i>	IPC handle
out	<i>pt</i>	pointer to return the resetting partition

If the reset reason obtained via [sc\\_pm\\_reset\\_reason\(\)](#) is POR then the result from this function will be 0. Some SECO causes of reset will also return 0.

Note depending on the connection of the WDOG\_OUT signal and the OTP programming of the PMIC, some resets may trigger a system POR and the partition info will be lost.

## Returns

Returns an error code (SC\_ERR\_NONE = success).

13.4.4.20 `sc_err_t sc_pm_boot ( sc_ipc_t ipc, sc_rm_pt_t pt, sc_rsrc_t resource_cpu, sc_faddr_t boot_addr, sc_rsrc_t resource_mu, sc_rsrc_t resource_dev )`

This function is used to boot a partition.

## Parameters

in	<i>ipc</i>	IPC handle
in	<i>pt</i>	handle of partition to boot
in	<i>resource_cpu</i>	ID of the CPU resource to start
in	<i>boot_addr</i>	64-bit boot address
in	<i>resource_mu</i>	ID of the MU that must be powered
in	<i>resource_dev</i>	ID of the boot device that must be powered

## Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_ERR\_PARM if invalid partition, resource, or addr,
- SC\_ERR\_NOACCESS if caller's partition is not the parent of the partition to boot

This must be used to boot a partition. Only a partition booted this way can be rebooted using the watchdog, [sc\\_pm\\_↔boot\(\)](#) or [sc\\_pm\\_reboot\\_partition\(\)](#).

13.4.4.21 `sc_err_t sc_pm_set_boot_parm ( sc_ipc_t ipc, sc_rsrc_t resource_cpu, sc_faddr_t boot_addr, sc_rsrc_t resource_mu, sc_rsrc_t resource_dev )`

This function is used to change the boot parameters for a partition.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>resource_cpu</i>	ID of the CPU resource to start
in	<i>boot_addr</i>	64-bit boot address
in	<i>resource_mu</i>	ID of the MU that must be powered (0=none)
in	<i>resource_dev</i>	ID of the boot device that must be powered (0=none)

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_ERR\_PARM if invalid resource, or addr

This function can be used to change the boot parameters for a partition. This can be useful if a partitions reboots differently from the initial boot done via [sc\\_pm\\_boot\(\)](#) or via ROM.

13.4.4.22 void `sc_pm_reboot( sc_ipc_t ipc, sc_pm_reset_type_t type )`

This function is used to reboot the caller's partition.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>type</i>	reset type

If *type* is SC\_PM\_RESET\_TYPE\_COLD, then most peripherals owned by the calling partition will be reset if possible. SC state (partitions, power, clocks, etc.) is reset. The boot SW of the booting CPU must be able to handle peripherals that that are not reset.

If *type* is SC\_PM\_RESET\_TYPE\_WARM or SC\_PM\_RESET\_TYPE\_BOARD, then returns SC\_ERR\_PARM as these are not supported.

If this function returns, then the reset did not occur due to an invalid parameter.

13.4.4.23 `sc_err_t sc_pm_reboot_partition( sc_ipc_t ipc, sc_rm_pt_t pt, sc_pm_reset_type_t type )`

This function is used to reboot a partition.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>pt</i>	handle of partition to reboot
in	<i>type</i>	reset type

If *type* is SC\_PM\_RESET\_TYPE\_COLD, then most peripherals owned by the calling partition will be reset if possible. SC state (partitions, power, clocks, etc.) is reset. The boot SW of the booting CPU must be able to handle peripherals that that are not reset.

If *type* is SC\_PM\_RESET\_TYPE\_WARM or SC\_PM\_RESET\_TYPE\_BOARD, then returns SC\_ERR\_PARM as these are not supported.

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_ERR\_PARM if invalid partition or type
- SC\_ERR\_NOACCESS if caller's partition is not the parent of *pt* and the caller does not have access to SC\_R\_← SYSTEM

Most peripherals owned by the partition will be reset if possible. SC state (partitions, power, clocks, etc.) is reset. The boot SW of the booting CPU must be able to handle peripherals that that are not reset.

If board\_reboot\_part() returns a non-0 mask, then the reboot will be delayed until all partitions indicated in the mask have called [sc\\_pm\\_reboot\\_continue\(\)](#) to continue the boot.

#### 13.4.4.24 sc\_err\_t sc\_pm\_reboot\_continue ( sc\_ipc\_t ipc, sc\_rm\_pt\_t pt )

This function is used to continue the reboot a partition.

#### Parameters

in	<i>ipc</i>	IPC handle
in	<i>pt</i>	handle of partition to continue

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_ERR\_PARM if invalid partition

#### 13.4.4.25 sc\_err\_t sc\_pm\_cpu\_start ( sc\_ipc\_t ipc, sc\_rsrc\_t resource, sc\_bool\_t enable, sc\_faddr\_t address )

This function is used to start/stop a CPU.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	ID of the CPU resource
in	<i>enable</i>	start if SC_TRUE; otherwise stop
in	<i>address</i>	64-bit boot address

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

**Return errors:**

- SC\_ERR\_PARM if invalid resource or address,
- SC\_ERR\_NOACCESS if caller's partition is not the parent of the resource (CPU) owner

This function is usually used to start a secondar CPU in the same partition as the caller. It is not used to start the first CPU in a dedicated partition. That would be started by calling [sc\\_pm\\_boot\(\)](#).

A CPU started with [sc\\_pm\\_cpu\\_start\(\)](#) will not restart as a result of a watchdog event or calling [sc\\_pm\\_reboot\(\)](#) or [sc\\_pm\\_reboot\\_partition\(\)](#). Those will reboot that partition which will start the CPU started with [sc\\_pm\\_boot\(\)](#).

**13.4.4.26** void [sc\\_pm\\_cpu\\_reset](#) ( [sc\\_ipc\\_t ipc](#), [sc\\_rsrc\\_t resource](#), [sc\\_faddr\\_t address](#) )

This function is used to reset a CPU.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	ID of the CPU resource
in	<i>address</i>	64-bit boot address

This function does not return anything as the calling core may have been reset. It can still fail if the resource or address is invalid. It can also fail if the caller's partition is not the owner of the CPU, not the parent of the CPU resource owner, or has access to SC\_R\_SYSTEM. Will also fail if the resource is not powered on. No indication of failure is returned.

Note this just resets the CPU. None of the peripherals or bus fabric used by the CPU is reset. State configured in the SCFW is not reset. The SW running on the core has to understand and deal with this.

**13.4.4.27** [sc\\_bool\\_t sc\\_pm\\_is\\_partition\\_started](#) ( [sc\\_ipc\\_t ipc](#), [sc\\_rm\\_pt\\_t pt](#) )

This function returns a bool indicating if a partition was started.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>pt</i>	handle of partition to check

**Returns**

Returns a bool (SC\_TRUE = started).

Note this indicates if a partition was started. It does not indicate if a partition is currently running or in a low power state.

## 13.5 (SVC) Resource Management Service

Module for the Resource Management (RM) service.

### Typedefs

- typedef `uint8_t sc_rm_pt_t`  
*This type is used to declare a resource partition.*
- typedef `uint8_t sc_rm_mr_t`  
*This type is used to declare a memory region.*
- typedef `uint8_t sc_rm_did_t`  
*This type is used to declare a resource domain ID used by the isolation HW.*
- typedef `uint16_t sc_rm_sid_t`  
*This type is used to declare an SMMU StreamID.*
- typedef `uint8_t sc_rm_spa_t`  
*This type is a used to declare master transaction attributes.*
- typedef `uint8_t sc_rm_perm_t`  
*This type is used to declare a resource/memory region access permission.*

### Defines for type widths

- #define `SC_RM_PARTITION_W` 5U  
*Width of `sc_rm_pt_t`.*
- #define `SC_RM_MEMREG_W` 6U  
*Width of `sc_rm_mr_t`.*
- #define `SC_RM_DID_W` 4U  
*Width of `sc_rm_did_t`.*
- #define `SC_RM_SID_W` 6U  
*Width of `sc_rm_sid_t`.*
- #define `SC_RM_SPA_W` 2U  
*Width of `sc_rm_spa_t`.*
- #define `SC_RM_PERM_W` 3U  
*Width of `sc_rm_perm_t`.*

### Defines for ALL parameters

- #define `SC_RM_PT_ALL` ((`sc_rm_pt_t`) UINT8\_MAX)  
*All partitions.*
- #define `SC_RM_MR_ALL` ((`sc_rm_mr_t`) UINT8\_MAX)  
*All memory regions.*



**Defines for `sc_rm_spa_t`**

- `#define SC_RM_SPA_PASSTHRU 0U`  
*Pass through (attribute driven by master)*
- `#define SC_RM_SPA_PASSSID 1U`  
*Pass through and output on SID.*
- `#define SC_RM_SPA_ASSERT 2U`  
*Assert (force to be secure/privileged)*
- `#define SC_RM_SPA_NEGATE 3U`  
*Negate (force to be non-secure/user)*

**Defines for `sc_rm_perm_t`**

- `#define SC_RM_PERM_NONE 0U`  
*No access.*
- `#define SC_RM_PERM_SEC_R 1U`  
*Secure RO.*
- `#define SC_RM_PERM_SECPRIV_RW 2U`  
*Secure privilege R/W.*
- `#define SC_RM_PERM_SEC_RW 3U`  
*Secure R/W.*
- `#define SC_RM_PERM_NS_PRIV_R 4U`  
*Secure R/W, non-secure privilege RO.*
- `#define SC_RM_PERM_NS_R 5U`  
*Secure R/W, non-secure RO.*
- `#define SC_RM_PERM_NS_PRIV_RW 6U`  
*Secure R/W, non-secure privilege R/W.*
- `#define SC_RM_PERM_FULL 7U`  
*Full access.*

**Partition Functions**

- `sc_err_t sc_rm_partition_alloc` (`sc_ipc_t ipc`, `sc_rm_pt_t *pt`, `sc_bool_t secure`, `sc_bool_t isolated`, `sc_bool_t restricted`, `sc_bool_t grant`, `sc_bool_t coherent`)  
*This function requests that the SC create a new resource partition.*
- `sc_err_t sc_rm_set_confidential` (`sc_ipc_t ipc`, `sc_rm_pt_t pt`, `sc_bool_t retro`)  
*This function makes a partition confidential.*
- `sc_err_t sc_rm_partition_free` (`sc_ipc_t ipc`, `sc_rm_pt_t pt`)  
*This function frees a partition and assigns all resources to the caller.*
- `sc_rm.did_t sc_rm_get_did` (`sc_ipc_t ipc`)  
*This function returns the DID of a partition.*
- `sc_err_t sc_rm_partition_static` (`sc_ipc_t ipc`, `sc_rm_pt_t pt`, `sc_rm.did_t did`)  
*This function forces a partition to use a specific static DID.*
- `sc_err_t sc_rm_partition_lock` (`sc_ipc_t ipc`, `sc_rm_pt_t pt`)  
*This function locks a partition.*
- `sc_err_t sc_rm_get_partition` (`sc_ipc_t ipc`, `sc_rm_pt_t *pt`)

*This function gets the partition handle of the caller.*

- [sc\\_err\\_t sc\\_rm\\_set\\_parent](#) (sc\_ipc\_t ipc, [sc\\_rm\\_pt\\_t](#) pt, [sc\\_rm\\_pt\\_t](#) pt\_parent)

*This function sets a new parent for a partition.*

- [sc\\_err\\_t sc\\_rm\\_move\\_all](#) (sc\_ipc\_t ipc, [sc\\_rm\\_pt\\_t](#) pt\_src, [sc\\_rm\\_pt\\_t](#) pt\_dst, [sc\\_bool\\_t](#) move\_rsrc, [sc\\_bool\\_t](#) move\_pads)

*This function moves all movable resources/pads owned by a source partition to a destination partition.*

## Resource Functions

- [sc\\_err\\_t sc\\_rm\\_assign\\_resource](#) (sc\_ipc\_t ipc, [sc\\_rm\\_pt\\_t](#) pt, [sc\\_rsrc\\_t](#) resource)

*This function assigns ownership of a resource to a partition.*

- [sc\\_err\\_t sc\\_rm\\_set\\_resource\\_movable](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource\_fst, [sc\\_rsrc\\_t](#) resource\_lst, [sc\\_bool\\_t](#) movable)

*This function flags resources as movable or not.*

- [sc\\_err\\_t sc\\_rm\\_set\\_subsys\\_rsrc\\_movable](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_bool\\_t](#) movable)

*This function flags all of a subsystem's resources as movable or not.*

- [sc\\_err\\_t sc\\_rm\\_set\\_master\\_attributes](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_rm\\_spa\\_t](#) sa, [sc\\_rm\\_spa\\_t](#) pa, [sc\\_bool\\_t](#) smmu\_bypass)

*This function sets attributes for a resource which is a bus master (i.e.*

- [sc\\_err\\_t sc\\_rm\\_set\\_master\\_sid](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_rm\\_sid\\_t](#) sid)

*This function sets the StreamID for a resource which is a bus master (i.e.*

- [sc\\_err\\_t sc\\_rm\\_set\\_peripheral\\_permissions](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_rm\\_pt\\_t](#) pt, [sc\\_rm\\_perm\\_t](#) perm)

*This function sets access permissions for a peripheral resource.*

- [sc\\_bool\\_t sc\\_rm\\_is\\_resource\\_owned](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource)

*This function gets ownership status of a resource.*

- [sc\\_err\\_t sc\\_rm\\_get\\_resource\\_owner](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_rm\\_pt\\_t](#) \*pt)

*This function is used to get the owner of a resource.*

- [sc\\_bool\\_t sc\\_rm\\_is\\_resource\\_master](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource)

*This function is used to test if a resource is a bus master.*

- [sc\\_bool\\_t sc\\_rm\\_is\\_resource\\_peripheral](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource)

*This function is used to test if a resource is a peripheral.*

- [sc\\_err\\_t sc\\_rm\\_get\\_resource\\_info](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_rm\\_sid\\_t](#) \*sid)

*This function is used to obtain info about a resource.*

## Memory Region Functions

- [sc\\_err\\_t sc\\_rm\\_memreg\\_alloc](#) (sc\_ipc\_t ipc, [sc\\_rm\\_mr\\_t](#) \*mr, [sc\\_faddr\\_t](#) addr\_start, [sc\\_faddr\\_t](#) addr\_end)

*This function requests that the SC create a new memory region.*

- [sc\\_err\\_t sc\\_rm\\_memreg\\_split](#) (sc\_ipc\_t ipc, [sc\\_rm\\_mr\\_t](#) mr, [sc\\_rm\\_mr\\_t](#) \*mr\_ret, [sc\\_faddr\\_t](#) addr\_start, [sc\\_faddr\\_t](#) addr\_end)

*This function requests that the SC split a memory region.*

- [sc\\_err\\_t sc\\_rm\\_memreg\\_frag](#) (sc\_ipc\_t ipc, [sc\\_rm\\_mr\\_t](#) \*mr\_ret, [sc\\_faddr\\_t](#) addr\_start, [sc\\_faddr\\_t](#) addr\_end)

*This function requests that the SC fragment a memory region.*

- [sc\\_err\\_t sc\\_rm\\_memreg\\_free](#) (sc\_ipc\_t ipc, [sc\\_rm\\_mr\\_t](#) mr)

*This function frees a memory region.*

- [sc\\_err\\_t sc\\_rm\\_find\\_memreg](#) (sc\_ipc\_t ipc, sc\_rm\_mr\_t \*mr, sc\_faddr\_t addr\_start, sc\_faddr\_t addr\_end)  
*Internal SC function to find a memory region.*
- [sc\\_err\\_t sc\\_rm\\_assign\\_memreg](#) (sc\_ipc\_t ipc, sc\_rm\_pt\_t pt, sc\_rm\_mr\_t mr)  
*This function assigns ownership of a memory region.*
- [sc\\_err\\_t sc\\_rm\\_set\\_memreg\\_permissions](#) (sc\_ipc\_t ipc, sc\_rm\_mr\_t mr, sc\_rm\_pt\_t pt, sc\_rm\_perm\_t perm)  
*This function sets access permissions for a memory region.*
- [sc\\_bool\\_t sc\\_rm\\_is\\_memreg\\_owned](#) (sc\_ipc\_t ipc, sc\_rm\_mr\_t mr)  
*This function gets ownership status of a memory region.*
- [sc\\_err\\_t sc\\_rm\\_get\\_memreg\\_info](#) (sc\_ipc\_t ipc, sc\_rm\_mr\_t mr, sc\_faddr\_t \*addr\_start, sc\_faddr\_t \*addr\_end)  
*This function is used to obtain info about a memory region.*

## Pad Functions

- [sc\\_err\\_t sc\\_rm\\_assign\\_pad](#) (sc\_ipc\_t ipc, sc\_rm\_pt\_t pt, sc\_pad\_t pad)  
*This function assigns ownership of a pad to a partition.*
- [sc\\_err\\_t sc\\_rm\\_set\\_pad\\_movable](#) (sc\_ipc\_t ipc, sc\_pad\_t pad\_fst, sc\_pad\_t pad\_lst, sc\_bool\_t movable)  
*This function flags pads as movable or not.*
- [sc\\_bool\\_t sc\\_rm\\_is\\_pad\\_owned](#) (sc\_ipc\_t ipc, sc\_pad\_t pad)  
*This function gets ownership status of a pad.*

## Debug Functions

- void [sc\\_rm\\_dump](#) (sc\_ipc\_t ipc)  
*This function dumps the RM state for debug.*

### 13.5.1 Detailed Description

Module for the Resource Management (RM) service.

rm/details.dox

### 13.5.2 Typedef Documentation

#### 13.5.2.1 typedef uint8\_t sc\_rm\_perm\_t

This type is used to declare a resource/memory region access permission.

Refer to the XRDC2 Block Guide for more information.

### 13.5.3 Function Documentation

#### 13.5.3.1 [sc\\_err\\_t sc\\_rm\\_partition\\_alloc](#) ( sc\_ipc\_t ipc, sc\_rm\_pt\_t \* pt, sc\_bool\_t secure, sc\_bool\_t isolated, sc\_bool\_t restricted, sc\_bool\_t grant, sc\_bool\_t coherent )

This function requests that the SC create a new resource partition.

## Parameters

in	<i>ipc</i>	IPC handle
out	<i>pt</i>	return handle for partition; used for subsequent function calls associated with this partition
in	<i>secure</i>	boolean indicating if this partition should be secure; only valid if caller is secure
in	<i>isolated</i>	boolean indicating if this partition should be HW isolated via XRDC; set SC_TRUE if new DID is desired
in	<i>restricted</i>	boolean indicating if this partition should be restricted; set SC_TRUE if masters in this partition cannot create new partitions
in	<i>grant</i>	boolean indicating if this partition should always grant access and control to the parent
in	<i>coherent</i>	boolean indicating if this partition is coherent; set SC_TRUE if only this partition will contain both AP clusters and they will be coherent via the CCI

## Returns

Returns an error code (SC\_ERR\_NONE = success).

## Return errors:

- SC\_ERR\_NOACCESS if caller's partition is restricted,
- SC\_ERR\_PARM if caller's partition is not secure but a new secure partition is requested,
- SC\_ERR\_LOCKED if caller's partition is locked,
- SC\_ERR\_UNAVAILABLE if partition table is full (no more allocation space)

Marking as non-secure prevents subsequent functions from configuring masters in this partition to assert the secure signal. Basically, if TrustZone SW is used, the Cortex-A cores and peripherals the TZ SW will use should be in a secure partition. Almost all other partitions (for a non-secure OS or M4 cores) should be in non-secure partitions.

Isolated should be true for almost all partitions. The exception is the non-secure partition for a Cortex-A core used to run a non-secure OS. This isn't isolated by domain but is instead isolated by the TZ security hardware.

If restricted then the new partition is limited in what functions it can call, especially those associated with managing partitions.

The grant option is usually used to isolate a bus master's traffic to specific memory without isolating the peripheral interface of the master or the API controls of that master. This is only used when creating a sub-partition with no CPU. It's useful to separate out a master and the memory it uses.

### 13.5.3.2 `sc_err_t sc_rm_set_confidential ( sc_ipc_t ipc, sc_rm_pt_t pt, sc_bool_t retro )`

This function makes a partition confidential.

## Parameters

in	<i>ipc</i>	IPC handle
in	<i>pt</i>	handle of partition that is granting
in	<i>retro</i>	retroactive

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

**Return errors:**

- SC\_PARM if *pt* out of range,
- SC\_ERR\_NOACCESS if caller's not allowed to change *pt*
- SC\_ERR\_LOCKED if partition *pt* is locked

Call to make a partition confidential. Confidential means only this partition should be able to grant access permissions to this partition.

If retroactive, then all resources owned by other partitions will have access rights for this partition removed, even if locked.

**13.5.3.3 sc\_err\_t sc\_rm\_partition\_free ( sc\_ipc\_t ipc, sc\_rm\_pt\_t pt )**

This function frees a partition and assigns all resources to the caller.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>pt</i>	handle of partition to free

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

**Return errors:**

- SC\_ERR\_NOACCESS if caller's partition is restricted,
- SC\_PARM if *pt* out of range or invalid,
- SC\_ERR\_NOACCESS if *pt* is the SC partition,
- SC\_ERR\_NOACCESS if caller's partition is not the parent of *pt*,
- SC\_ERR\_LOCKED if *pt* or caller's partition is locked

All resources, memory regions, and pads are assigned to the caller/parent. The partition watchdog is disabled (even if locked). DID is freed.

**13.5.3.4 sc\_rm\_did\_t sc\_rm\_get\_did ( sc\_ipc\_t ipc )**

This function returns the DID of a partition.

**Parameters**

in	<i>ipc</i>	IPC handle
----	------------	------------

**Returns**

Returns the domain ID (DID) of the caller's partition.

The DID is a SoC-specific internal ID used by the HW resource protection mechanism. It is only required by clients when using the SEMA42 module as the DID is sometimes connected to the master ID.

### 13.5.3.5 `sc_err_t sc_rm_partition_static ( sc_ipc_t ipc, sc_rm_pt_t pt, sc_rm_did_t did )`

This function forces a partition to use a specific static DID.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>pt</i>	handle of partition to assign <i>did</i>
in	<i>did</i>	static DID to assign

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_ERR\_NOACCESS if caller's partition is restricted,
- SC\_PARM if *pt* or *did* out of range,
- SC\_ERR\_NOACCESS if caller's partition is not the parent of *pt*,
- SC\_ERR\_LOCKED if *pt* is locked

Assumes no assigned resources or memory regions yet! The number of static DID is fixed by the SC at boot.

### 13.5.3.6 `sc_err_t sc_rm_partition_lock ( sc_ipc_t ipc, sc_rm_pt_t pt )`

This function locks a partition.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>pt</i>	handle of partition to lock

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_PARM if *pt* out of range,
- SC\_ERR\_NOACCESS if caller's partition is not the parent of *pt*

If a partition is locked it cannot be freed, have resources/pads assigned to/from it, memory regions created/assigned, DID changed, or parent changed.

### 13.5.3.7 `sc_err_t sc_rm_get_partition ( sc_ipc_t ipc, sc_rm_pt_t * pt )`

This function gets the partition handle of the caller.

**Parameters**

in	<i>ipc</i>	IPC handle
out	<i>pt</i>	return handle for caller's partition

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

### 13.5.3.8 `sc_err_t sc_rm_set_parent ( sc_ipc_t ipc, sc_rm_pt_t pt, sc_rm_pt_t pt_parent )`

This function sets a new parent for a partition.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>pt</i>	handle of partition for which parent is to be changed
in	<i>pt_parent</i>	handle of partition to set as parent

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_ERR\_NOACCESS if caller's partition is restricted,

- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the parent of *pt*,
- SC\_ERR\_LOCKED if either partition is locked

13.5.3.9 `sc_err_t sc_rm_move_all( sc_ipc_t ipc, sc_rm_pt_t pt_src, sc_rm_pt_t pt_dst, sc_bool_t move_rsrc, sc_bool_t move_pads )`

This function moves all movable resources/pads owned by a source partition to a destination partition.

It can be used to more quickly set up a new partition if a majority of the caller's resources are to be moved to a new partition.

#### Parameters

in	<i>ipc</i>	IPC handle
in	<i>pt_src</i>	handle of partition from which resources should be moved from
in	<i>pt_dst</i>	handle of partition to which resources should be moved to
in	<i>move_rsrc</i>	boolean to indicate if resources should be moved
in	<i>move_pads</i>	boolean to indicate if pads should be moved

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

By default, all resources are movable. This can be changed using the [sc\\_rm\\_set\\_resource\\_movable\(\)](#) function. Note all masters defaulted to SMMU bypass.

Return errors:

- SC\_ERR\_NOACCESS if caller's partition is restricted,
- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not *pt\_src* or the parent of *pt\_src*,
- SC\_ERR\_LOCKED if either partition is locked

13.5.3.10 `sc_err_t sc_rm_assign_resource( sc_ipc_t ipc, sc_rm_pt_t pt, sc_rsrc_t resource )`

This function assigns ownership of a resource to a partition.

#### Parameters

in	<i>ipc</i>	IPC handle
in	<i>pt</i>	handle of partition to which resource should be assigned
in	<i>resource</i>	resource to assign



This function assigned a resource to a partition. This partition is then the owner. All resources always have an owner (one owner). The owner has various rights to make API calls affecting the resource. Ownership does not imply access to the peripheral itself (that is based on access rights).

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

This action resets the resource's master and peripheral attributes. Privilege attribute will be PASSTHRU, security attribute will be ASSERT if the partition is secure and NEGATE if it is not, and masters will default to SMMU bypass. Access permissions will reset to SEC\_RW for the owning partition only for secure partitions, FULL for non-secure. Default is no access by other partitions.

Return errors:

- SC\_ERR\_NOACCESS if caller's partition is restricted,
- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the resource owner or parent of the owner,
- SC\_ERR\_LOCKED if the owning partition or *pt* is locked

13.5.3.11 `sc_err_t sc_rm_set_resource_movable ( sc_ipc_t ipc, sc_rsrc_t resource_fst, sc_rsrc_t resource_lst, sc_bool_t movable )`

This function flags resources as movable or not.

#### Parameters

in	<i>ipc</i>	IPC handle
in	<i>resource_fst</i>	first resource for which flag should be set
in	<i>resource_lst</i>	last resource for which flag should be set
in	<i>movable</i>	movable flag (SC_TRUE is movable)

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_PARM if resources are out of range,
- SC\_ERR\_NOACCESS if caller's partition is not a parent of a resource owner,
- SC\_ERR\_LOCKED if the owning partition is locked

This function is used to determine the set of resources that will be moved using the `sc_rm_move_all()` function. All resources are movable by default so this function is normally used to prevent a set of resources from moving.

### 13.5.3.12 `sc_err_t sc_rm_set_subsys_rsrc_movable ( sc_ipc_t ipc, sc_rsrc_t resource, sc_bool_t movable )`

This function flags all of a subsystem's resources as movable or not.

#### Parameters

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	resource to use to identify subsystem
in	<i>movable</i>	movable flag (SC_TRUE is movable)

A subsystem is a physical grouping within the chip of related resources; this is SoC specific. This function is used to optimize moving resource for these groupings, for instance, an M4 core and its associated resources. The list of subsystems and associated resources can be found in the SoC-specific API document [Resources](#) chapter.

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_ERR\_PARM if a function argument is out of range

Note *resource* is used to find the associated subsystem. Only resources owned by the caller are set.

### 13.5.3.13 `sc_err_t sc_rm_set_master_attributes ( sc_ipc_t ipc, sc_rsrc_t resource, sc_rm_spa_t sa, sc_rm_spa_t pa, sc_bool_t smmu_bypass )`

This function sets attributes for a resource which is a bus master (i.e. capable of DMA).

#### Parameters

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	master resource for which attributes should apply
in	<i>sa</i>	security attribute
in	<i>pa</i>	privilege attribute
in	<i>smmu_bypass</i>	SMMU bypass mode

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_ERR\_NOACCESS if caller's partition is restricted,
- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not a parent of the resource owner,
- SC\_ERR\_LOCKED if the owning partition is locked

Masters are IP blocks that generate bus transactions. This function configures how the isolation HW will define these bus transactions from the specified master. Note the security attribute will only be changed if the caller's partition is secure.

Note an IP block can be both a master and peripheral (have both a programming model and generate bus transactions).

#### 13.5.3.14 `sc_err_t sc_rm_set_master_sid ( sc_ipc_t ipc, sc_rsrc_t resource, sc_rm_sid_t sid )`

This function sets the StreamID for a resource which is a bus master (i.e. capable of DMA).

##### Parameters

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	master resource for which attributes should apply
in	<i>sid</i>	StreamID

##### Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_ERR\_NOACCESS if caller's partition is restricted,
- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the resource owner or parent of the owner,
- SC\_ERR\_LOCKED if the owning partition is locked

This function configures the SID attribute associated with all bus transactions from this master. Note 0 is not a valid SID as it is reserved to indicate bypass.

#### 13.5.3.15 `sc_err_t sc_rm_set_peripheral_permissions ( sc_ipc_t ipc, sc_rsrc_t resource, sc_rm_pt_t pt, sc_rm_perm_t perm )`

This function sets access permissions for a peripheral resource.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	peripheral resource for which permissions should apply
in	<i>pt</i>	handle of partition <i>perm</i> should be applied for
in	<i>perm</i>	permissions to apply to <i>resource</i> for <i>pt</i>

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

**Return errors:**

- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the resource owner or parent of the owner,
- SC\_ERR\_LOCKED if the owning partition is locked
- SC\_ERR\_LOCKED if the *pt* is confidential and the caller isn't *pt*

Peripherals are IP blocks that have a programming model that can be accessed.

This function configures how the isolation HW will restrict access to a peripheral based on the attributes of a transaction from bus master. It also allows the access permissions of SC\_R\_SYSTEM to be set.

Note an IP block can be both a master and peripheral (have both a programming model and generate bus transactions).

### 13.5.3.16 `sc_bool_t sc_rm_is_resource_owned ( sc_ipc_t ipc, sc_rsrc_t resource )`

This function gets ownership status of a resource.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	resource to check

**Returns**

Returns a boolean (SC\_TRUE if caller's partition owns the resource).

If *resource* is out of range then SC\_FALSE is returned.

### 13.5.3.17 `sc_err_t sc_rm_get_resource_owner ( sc_ipc_t ipc, sc_rsrc_t resource, sc_rm_pt_t * pt )`

This function is used to get the owner of a resource.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	resource to check
out	<i>pt</i>	pointer to return owning partition

**Returns**

Returns a boolean (SC\_TRUE if the resource is a bus master).

Return errors:

- SC\_PARM if arguments out of range or invalid

If *resource* is out of range then SC\_ERR\_PARM is returned.

**13.5.3.18** `sc_bool_t sc_rm_is_resource_master ( sc_ipc_t ipc, sc_rsrc_t resource )`

This function is used to test if a resource is a bus master.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	resource to check

Masters are IP blocks that generate bus transactions. Note an IP block can be both a master and peripheral (have both a programming model and generate bus transactions).

**Returns**

Returns a boolean (SC\_TRUE if the resource is a bus master).

If *resource* is out of range then SC\_FALSE is returned.

**13.5.3.19** `sc_bool_t sc_rm_is_resource_peripheral ( sc_ipc_t ipc, sc_rsrc_t resource )`

This function is used to test if a resource is a peripheral.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	resource to check

Peripherals are IP blocks that have a programming model that can be accessed. Note an IP block can be both a master and peripheral (have both a programming model and generate bus transactions)

#### Returns

Returns a boolean (SC\_TRUE if the resource is a peripheral).

If *resource* is out of range then SC\_FALSE is returned.

#### 13.5.3.20 `sc_err_t sc_rm_get_resource_info ( sc_ipc_t ipc, sc_rsrc_t resource, sc_rm_sid_t * sid )`

This function is used to obtain info about a resource.

#### Parameters

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	resource to inquire about
out	<i>sid</i>	pointer to return StreamID

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_PARM if *resource* is out of range

#### 13.5.3.21 `sc_err_t sc_rm_memreg_alloc ( sc_ipc_t ipc, sc_rm_mr_t * mr, sc_faddr_t addr_start, sc_faddr_t addr_end )`

This function requests that the SC create a new memory region.

#### Parameters

in	<i>ipc</i>	IPC handle
out	<i>mr</i>	return handle for region; used for subsequent function calls associated with this region
in	<i>addr_start</i>	start address of region (physical)
in	<i>addr_end</i>	end address of region (physical)

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_ERR\_PARM if the new memory region is misaligned,
- SC\_ERR\_LOCKED if caller's partition is locked,
- SC\_ERR\_PARM if the new memory region spans multiple existing regions,
- SC\_ERR\_NOACCESS if caller's partition does not own the memory containing the new region,
- SC\_ERR\_UNAVAILABLE if memory region table is full (no more allocation space)

The area covered by the memory region must currently be owned by the caller. By default, the new region will have access permission set to allow the caller to access.

**13.5.3.22** `sc_err_t sc_rm_memreg_split ( sc_ipc_t ipc, sc_rm_mr_t mr, sc_rm_mr_t * mr_ret, sc_faddr_t addr_start, sc_faddr_t addr_end )`

This function requests that the SC split a memory region.

#### Parameters

in	<i>ipc</i>	IPC handle
in	<i>mr</i>	handle of memory region to split
out	<i>mr_ret</i>	return handle for new region; used for subsequent function calls associated with this region
in	<i>addr_start</i>	start address of region (physical)
in	<i>addr_end</i>	end address of region (physical)

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_ERR\_PARM if the new memory region is not start/end part of mr,
- SC\_ERR\_LOCKED if caller's partition is locked,
- SC\_ERR\_PARM if the new memory region spans multiple existing regions,
- SC\_ERR\_NOACCESS if caller's partition does not own the memory containing the new region,
- SC\_ERR\_UNAVAILABLE if memory region table is full (no more allocation space)

Note the new region must start or end on the split region.

**13.5.3.23** `sc_err_t sc_rm_memreg_frag ( sc_ipc_t ipc, sc_rm_mr_t * mr_ret, sc_faddr_t addr_start, sc_faddr_t addr_end )`

This function requests that the SC fragment a memory region.

**Parameters**

in	<i>ipc</i>	IPC handle
out	<i>mr_ret</i>	return handle for new region; used for subsequent function calls associated with this region
in	<i>addr_start</i>	start address of region (physical)
in	<i>addr_end</i>	end address of region (physical)

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

**Return errors:**

- SC\_ERR\_LOCKED if caller's partition is locked,
- SC\_ERR\_PARM if the new memory region spans multiple existing regions,
- SC\_ERR\_NOACCESS if caller's partition does not own the memory containing the new region,
- SC\_ERR\_UNAVAILABLE if memory region table is full (no more allocation space)

This function finds the memory region containing the address range. It then splits it as required and returns the extracted region.

**13.5.3.24 sc\_err\_t sc\_rm\_memreg\_free ( sc\_ipc\_t ipc, sc\_rm\_mr\_t mr )**

This function frees a memory region.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>mr</i>	handle of memory region to free

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

**Return errors:**

- SC\_PARM if *mr* out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not a parent of *mr*,
- SC\_ERR\_LOCKED if the owning partition of *mr* is locked



13.5.3.25 `sc_err_t sc_rm_find_memreg ( sc_ipc_t ipc, sc_rm_mr_t * mr, sc_faddr_t addr_start, sc_faddr_t addr_end )`

Internal SC function to find a memory region.

See also

[sc\\_rm\\_find\\_memreg\(\)](#).

This function finds a memory region.

#### Parameters

in	<i>ipc</i>	IPC handle
out	<i>mr</i>	return handle for region; used for subsequent function calls associated with this region
in	<i>addr_start</i>	start address of region to search for
in	<i>addr_end</i>	end address of region to search for

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_ERR\_NOTFOUND if region not found,

Searches only for regions owned by the caller. Finds first region containing the range specified.

13.5.3.26 `sc_err_t sc_rm_assign_memreg ( sc_ipc_t ipc, sc_rm_pt_t pt, sc_rm_mr_t mr )`

This function assigns ownership of a memory region.

#### Parameters

in	<i>ipc</i>	IPC handle
in	<i>pt</i>	handle of partition to which memory region should be assigned
in	<i>mr</i>	handle of memory region to assign

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_PARM if arguments out of range or invalid,

- SC\_ERR\_NOACCESS if caller's partition is not the *mr* owner or parent of the owner,
- SC\_ERR\_LOCKED if the owning partition or *pt* is locked

13.5.3.27 `sc_err_t sc_rm_set_memreg_permissions ( sc_ipc_t ipc, sc_rm_mr_t mr, sc_rm_pt_t pt, sc_rm_perm_t perm )`

This function sets access permissions for a memory region.

#### Parameters

in	<i>ipc</i>	IPC handle
in	<i>mr</i>	handle of memory region for which permissions should apply
in	<i>pt</i>	handle of partition <i>perm</i> should be applied for
in	<i>perm</i>	permissions to apply to <i>mr</i> for <i>pt</i>

This function assigned a memory region to a partition. This partition is then the owner. All regions always have an owner (one owner). The owner has various rights to make API calls affecting the region. Ownership does not imply access to the memory itself (that is based on access rights).

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the region owner or parent of the owner,
- SC\_ERR\_LOCKED if the owning partition is locked
- SC\_ERR\_LOCKED if the *pt* is confidential and the caller isn't *pt*

This function configures how the HW isolation will restrict access to a memory region based on the attributes of a transaction from bus master.

13.5.3.28 `sc_bool_t sc_rm_is_memreg_owned ( sc_ipc_t ipc, sc_rm_mr_t mr )`

This function gets ownership status of a memory region.

#### Parameters

in	<i>ipc</i>	IPC handle
in	<i>mr</i>	handle of memory region to check

**Returns**

Returns a boolean (SC\_TRUE if caller's partition owns the memory region).

If *mr* is out of range then SC\_FALSE is returned.

13.5.3.29 `sc_err_t sc_rm_get_memreg_info ( sc_ipc_t ipc, sc_rm_mr_t mr, sc_faddr_t * addr_start, sc_faddr_t * addr_end )`

This function is used to obtain info about a memory region.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>mr</i>	handle of memory region to inquire about
out	<i>addr_start</i>	pointer to return start address
out	<i>addr_end</i>	pointer to return end address

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_PARM if *mr* is out of range

13.5.3.30 `sc_err_t sc_rm_assign_pad ( sc_ipc_t ipc, sc_rm_pt_t pt, sc_pad_t pad )`

This function assigns ownership of a pad to a partition.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>pt</i>	handle of partition to which pad should be assigned
in	<i>pad</i>	pad to assign

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_ERR\_NOACCESS if caller's partition is restricted,

- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the pad owner or parent of the owner,
- SC\_ERR\_LOCKED if the owning partition or *pt* is locked

### 13.5.3.31 `sc_err_t sc_rm_set_pad_movable ( sc_ipc_t ipc, sc_pad_t pad_fst, sc_pad_t pad_lst, sc_bool_t movable )`

This function flags pads as movable or not.

#### Parameters

in	<i>ipc</i>	IPC handle
in	<i>pad_fst</i>	first pad for which flag should be set
in	<i>pad_lst</i>	last pad for which flag should be set
in	<i>movable</i>	movable flag (SC_TRUE is movable)

This function assigned a pad to a partition. This partition is then the owner. All pads always have an owner (one owner). The owner has various rights to make API calls affecting the pad.

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_PARM if pads are out of range,
- SC\_ERR\_NOACCESS if caller's partition is not a parent of a pad owner,
- SC\_ERR\_LOCKED if the owning partition is locked

This function is used to determine the set of pads that will be moved using the [sc\\_rm\\_move\\_all\(\)](#) function. All pads are movable by default so this function is normally used to prevent a set of pads from moving.

### 13.5.3.32 `sc_bool_t sc_rm_is_pad_owned ( sc_ipc_t ipc, sc_pad_t pad )`

This function gets ownership status of a pad.

#### Parameters

in	<i>ipc</i>	IPC handle
in	<i>pad</i>	pad to check

**Returns**

Returns a boolean (SC\_TRUE if caller's partition owns the pad).

If *pad* is out of range then SC\_FALSE is returned.

**13.5.3.33 void sc\_rm\_dump ( sc\_ipc\_t ipc )**

This function dumps the RM state for debug.

**Parameters**

in	<i>ipc</i>	IPC handle
----	------------	------------

## 13.6 (SVC) Security Service

Module for the Security (SECO) service.

### Typedefs

- typedef [uint8\\_t sc\\_seco\\_auth\\_cmd\\_t](#)  
*This type is used to issue SECO authenticate commands.*

### Defines for [sc\\_seco\\_auth\\_cmd\\_t](#)

- #define [SC\\_SECO\\_AUTH\\_CONTAINER](#) 0U  
*Authenticate container.*
- #define [SC\\_SECO\\_VERIFY\\_IMAGE](#) 1U  
*Verify image.*
- #define [SC\\_SECO\\_REL\\_CONTAINER](#) 2U  
*Release container.*
- #define [SC\\_SECO\\_AUTH\\_SECO\\_FW](#) 3U  
*SECO Firmware.*
- #define [SC\\_SECO\\_AUTH\\_HDMI\\_TX\\_FW](#) 4U  
*HDMI TX Firmware.*
- #define [SC\\_SECO\\_AUTH\\_HDMI\\_RX\\_FW](#) 5U  
*HDMI RX Firmware.*

### Image Functions

- [sc\\_err\\_t sc\\_seco\\_image\\_load](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_faddr\\_t](#) addr\_src, [sc\\_faddr\\_t](#) addr\_dst, [uint32\\_t](#) len, [sc\\_bool\\_t](#) fw)  
*This function loads a SECO image.*
- [sc\\_err\\_t sc\\_seco\\_authenticate](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_seco\\_auth\\_cmd\\_t](#) cmd, [sc\\_faddr\\_t](#) addr)  
*This function is used to authenticate a SECO image or command.*

### Lifecycle Functions

- [sc\\_err\\_t sc\\_seco\\_forward\\_lifecycle](#) ([sc\\_ipc\\_t](#) ipc, [uint32\\_t](#) change)  
*This function updates the lifecycle of the device.*
- [sc\\_err\\_t sc\\_seco\\_return\\_lifecycle](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_faddr\\_t](#) addr)  
*This function updates the lifecycle to one of the return lifecycles.*
- [sc\\_err\\_t sc\\_seco\\_commit](#) ([sc\\_ipc\\_t](#) ipc, [uint32\\_t](#) \*info)  
*This function is used to commit into the fuses any new SRK revocation and FW version information that have been found in the primary and secondary containers.*

## Attestation Functions

- `sc_err_t sc_seco_attest_mode` (`sc_ipc_t ipc`, `uint32_t mode`)  
*This function is used to set the attestation mode.*
- `sc_err_t sc_seco_attest` (`sc_ipc_t ipc`, `uint64_t nonce`)  
*This function is used to request atestation.*
- `sc_err_t sc_seco_get_attest_pkey` (`sc_ipc_t ipc`, `sc_faddr_t addr`)  
*This function is used to retrieve the attestation public key.*
- `sc_err_t sc_seco_get_attest_sign` (`sc_ipc_t ipc`, `sc_faddr_t addr`)  
*This function is used to retrieve attestation signature and parameters.*
- `sc_err_t sc_seco_attest_verify` (`sc_ipc_t ipc`, `sc_faddr_t addr`)  
*This function is used to verify attestation.*

## Key Functions

- `sc_err_t sc_seco_gen_key_blob` (`sc_ipc_t ipc`, `uint32_t id`, `sc_faddr_t load_addr`, `sc_faddr_t export_addr`, `uint16_t max_size`)  
*This function is used to generate a SECO key blob.*
- `sc_err_t sc_seco_load_key` (`sc_ipc_t ipc`, `uint32_t id`, `sc_faddr_t addr`)  
*This function is used to load a SECO key.*

## Manufacturing Protection Functions

- `sc_err_t sc_seco_get_mp_key` (`sc_ipc_t ipc`, `sc_faddr_t dst_addr`, `uint16_t dst_size`)  
*This function is used to get the manufacturing protection public key.*
- `sc_err_t sc_seco_update_mpmr` (`sc_ipc_t ipc`, `sc_faddr_t addr`, `uint8_t size`, `uint8_t lock`)  
*This function is used to update the manufacturing protection message register.*
- `sc_err_t sc_seco_get_mp_sign` (`sc_ipc_t ipc`, `sc_faddr_t msg_addr`, `uint16_t msg_size`, `sc_faddr_t dst_addr`, `uint16_t dst_size`)  
*This function is used to get the manufacturing protection signature.*

## Debug Functions

- `void sc_seco_build_info` (`sc_ipc_t ipc`, `uint32_t *version`, `uint32_t *commit`)  
*This function is used to return the SECO FW build info.*
- `sc_err_t sc_seco_chip_info` (`sc_ipc_t ipc`, `uint16_t *lc`, `uint16_t *monotonic`, `uint32_t *uid_l`, `uint32_t *uid_h`)  
*This function is used to return SECO chip info.*
- `sc_err_t sc_seco_enable_debug` (`sc_ipc_t ipc`, `sc_faddr_t addr`)  
*This function securely enables debug.*
- `sc_err_t sc_seco_get_event` (`sc_ipc_t ipc`, `uint8_t idx`, `uint32_t *event`)  
*This function is used to return an event from the SECO error log.*

## Miscellaneous Functions

- `sc_err_t sc_seco_fuse_write` (`sc_ipc_t ipc`, `sc_faddr_t addr`)  
*This function securely writes a group of fuse words.*
- `sc_err_t sc_seco_patch` (`sc_ipc_t ipc`, `sc_faddr_t addr`)  
*This function applies a patch.*

### 13.6.1 Detailed Description

Module for the Security (SECO) service.

### 13.6.2 Function Documentation

13.6.2.1 `sc_err_t sc_seco_image_load ( sc_ipc_t ipc, sc_faddr_t addr_src, sc_faddr_t addr_dst, uint32_t len, sc_bool_t fw )`

This function loads a SECO image.

#### Parameters

in	<code>ipc</code>	IPC handle
in	<code>addr_src</code>	address of image source
in	<code>addr_dst</code>	address of image destination
in	<code>len</code>	length of image to load
in	<code>fw</code>	SC_TRUE = firmware load

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_PARM if word fuse index param out of range or invalid
- SC\_ERR\_UNAVAILABLE if SECO not available

This is used to load images via the SECO. Examples include SECO Firmware and IVT/CSF data used for authentication. These are usually loaded into SECO TCM. `addr_src` is in secure memory.

See the Security Reference Manual (SRM) for more info.

13.6.2.2 `sc_err_t sc_seco_authenticate ( sc_ipc_t ipc, sc_seco_auth_cmd_t cmd, sc_faddr_t addr )`

This function is used to authenticate a SECO image or command.



**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>cmd</i>	authenticate command
in	<i>addr</i>	address of/or metadata

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_PARM if word fuse index param out of range or invalid
- SC\_ERR\_UNAVAILABLE if SECO not available

This is used to authenticate a SECO image or issue a security command. *addr* often points to an container. It is also just data (or even unused) for some commands.

See the Security Reference Manual (SRM) for more info.

### 13.6.2.3 `sc_err_t sc_seco_forward_lifecycle ( sc_ipc_t ipc, uint32_t change )`

This function updates the lifecycle of the device.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>change</i>	desired lifecycle transition

**Returns**

Returns and error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_UNAVAILABLE if SECO not available

This message is used for going from Open to NXP Closed to OEM Closed. Note *change* is NOT the new desired lifecycle. It is a lifecycle transition as documented in the Security Reference Manual (SRM).

If any SECO request fails or only succeeds because the part is in an "OEM open" lifecycle, then a request to transition from "NXP closed" to "OEM closed" will also fail. For example, booting a signed container when the OEM SRK is not fused will succeed, but as it is an abnormal situation, a subsequent request to transition the lifecycle will return an error.

13.6.2.4 `sc_err_t sc_seco_return_lifecycle ( sc_ipc_t ipc, sc_faddr_t addr )`

This function updates the lifecycle to one of the return lifecycles.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>addr</i>	address of message block

**Returns**

Returns and error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_UNAVAILABLE if SECO not available

Note *addr* must be a pointer to a signed message block.

To switch back to NXP states (Full Field Return), message must be signed by NXP SRK. For OEM States (Partial Field Return), must be signed by OEM SRK.

See the Security Reference Manual (SRM) for more info.

#### 13.6.2.5 `sc_err_t sc_seco_commit ( sc_ipc_t ipc, uint32_t * info )`

This function is used to commit into the fuses any new SRK revocation and FW version information that have been found in the primary and secondary containers.

**Parameters**

in	<i>ipc</i>	IPC handle
in, out	<i>info</i>	pointer to information type to be committed

The return *info* will contain what was actually committed.

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_PARM if *info* is invalid
- SC\_ERR\_UNAVAILABLE if SECO not available

#### 13.6.2.6 `sc_err_t sc_seco_attest_mode ( sc_ipc_t ipc, uint32_t mode )`

This function is used to set the attestation mode.

Only the owner of the SC\_R\_ATTESTATION resource may make this call.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>mode</i>	mode

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_PARM if *mode* is invalid
- SC\_ERR\_NOACCESS if SC\_R\_ATTESTATION not owned by caller
- SC\_ERR\_UNAVAILABLE if SECO not available

This is used to set the SECO attestation mode. This can be prover or verifier. See the Security Reference Manual (SRM) for more on the supported modes, mode values, and mode behavior.

### 13.6.2.7 `sc_err_t sc_seco_attest ( sc_ipc_t ipc, uint64_t nonce )`

This function is used to request attestation.

Only the owner of the SC\_R\_ATTESTATION resource may make this call.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>nonce</i>	unique value

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_NOACCESS if SC\_R\_ATTESTATION not owned by caller
- SC\_ERR\_UNAVAILABLE if SECO not available

This is used to ask SECO to perform an attestation. The result depends on the attestation mode. After this call, the signature can be requested or a verify can be requested.

See the Security Reference Manual (SRM) for more info.

13.6.2.8 `sc_err_t sc_seco_get_attest_pkey ( sc_ipc_t ipc, sc_faddr_t addr )`

This function is used to retrieve the attestation public key.

Mode must be verifier. Only the owner of the SC\_R\_ATTESTATION resource may make this call.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>addr</i>	address to write response

Result will be written to *addr*. The *addr* parameter must point to an address SECO can access. It must be 64-bit aligned. There should be 96 bytes of space.

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_PARM if *addr* bad or attestation has not been requested
- SC\_ERR\_NOACCESS if SC\_R\_ATTESTATION not owned by caller
- SC\_ERR\_UNAVAILABLE if SECO not available

See the Security Reference Manual (SRM) for more info.

**13.6.2.9 sc\_err\_t sc\_seco\_get\_attest\_sign ( sc\_ipc\_t ipc, sc\_faddr\_t addr )**

This function is used to retrieve attestation signature and parameters.

Mode must be provider. Only the owner of the SC\_R\_ATTESTATION resource may make this call.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>addr</i>	address to write response

Result will be written to *addr*. The *addr* parameter must point to an address SECO can access. It must be 64-bit aligned. There should be 120 bytes of space.

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_PARM if *addr* bad or attestation has not been requested
- SC\_ERR\_NOACCESS if SC\_R\_ATTESTATION not owned by caller
- SC\_ERR\_UNAVAILABLE if SECO not available

See the Security Reference Manual (SRM) for more info.

### 13.6.2.10 `sc_err_t sc_seco_attest_verify ( sc_ipc_t ipc, sc_faddr_t addr )`

This function is used to verify attestation.

Mode must be verifier. Only the owner of the SC\_R\_ATTESTATION resource may make this call.

#### Parameters

in	<i>ipc</i>	IPC handle
in	<i>addr</i>	address of signature

The *addr* parameter must point to an address SECO can access. It must be 64-bit aligned.

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_PARM if *addr* bad or attestation has not been requested
- SC\_ERR\_NOACCESS if SC\_R\_ATTESTATION not owned by caller
- SC\_ERR\_UNAVAILABLE if SECO not available
- SC\_ERR\_FAIL if signature doesn't match

See the Security Reference Manual (SRM) for more info.

### 13.6.2.11 `sc_err_t sc_seco_gen_key_blob ( sc_ipc_t ipc, uint32_t id, sc_faddr_t load_addr, sc_faddr_t export_addr, uint16_t max_size )`

This function is used to generate a SECO key blob.

#### Parameters

in	<i>ipc</i>	IPC handle
in	<i>id</i>	key identifier
in	<i>load_addr</i>	load address
in	<i>export_addr</i>	export address
in	<i>max_size</i>	max export size

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_PARM if word fuse index param out of range or invalid
- SC\_ERR\_UNAVAILABLE if SECO not available

This function is used to encapsulate sensitive keys in a specific structure called a blob, which provides both confidentiality and integrity protection.

See the Security Reference Manual (SRM) for more info.

#### 13.6.2.12 `sc_err_t sc_seco_load_key ( sc_ipc_t ipc, uint32_t id, sc_faddr_t addr )`

This function is used to load a SECO key.

##### Parameters

in	<i>ipc</i>	IPC handle
in	<i>id</i>	key identifier
in	<i>addr</i>	key address

##### Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_PARM if word fuse index param out of range or invalid
- SC\_ERR\_UNAVAILABLE if SECO not available

This function is used to install private cryptographic keys encapsulated in a blob previously generated by SECO. The controller can be either the IEE or the VPU. The blob header carries the controller type and the key size, as provided by the user when generating the key blob.

See the Security Reference Manual (SRM) for more info.

#### 13.6.2.13 `sc_err_t sc_seco_get_mp_key ( sc_ipc_t ipc, sc_faddr_t dst_addr, uint16_t dst_size )`

This function is used to get the manufacturing protection public key.

##### Parameters

in	<i>ipc</i>	IPC handle
in	<i>dst_addr</i>	destination address
in	<i>dst_size</i>	destination size



**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_PARM if word fuse index param out of range or invalid
- SC\_ERR\_UNAVAILABLE if SECO not available

This function is supported only in OEM-closed lifecycle. It generates the mfg public key and stores it in a specific location in the secure memory.

See the Security Reference Manual (SRM) for more info.

#### 13.6.2.14 `sc_err_t sc_seco_update_mpmr ( sc_ipc_t ipc, sc_faddr_t addr, uint8_t size, uint8_t lock )`

This function is used to update the manufacturing protection message register.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>addr</i>	data address
in	<i>size</i>	size
in	<i>lock</i>	lock_reg

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_PARM if word fuse index param out of range or invalid
- SC\_ERR\_UNAVAILABLE if SECO not available

This function is supported only in OEM-closed lifecycle. It updates the content of the MPMR (Manufacturing Protection Message register of 256 bits). This register will be appended to the input-data message when generating the signature. Please refer to the CAAM block guide for details.

See the Security Reference Manual (SRM) for more info.

#### 13.6.2.15 `sc_err_t sc_seco_get_mp_sign ( sc_ipc_t ipc, sc_faddr_t msg_addr, uint16_t msg_size, sc_faddr_t dst_addr, uint16_t dst_size )`

This function is used to get the manufacturing protection signature.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>msg_addr</i>	message address
in	<i>msg_size</i>	message size
in	<i>dst_addr</i>	destination address
in	<i>dst_size</i>	destination size

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_PARM if word fuse index param out of range or invalid
- SC\_ERR\_UNAVAILABLE if SECO not available

This function is used to generate an ECDSA signature for an input-data message and to store it in a specific location in the secure memory. It is only supported in OEM-closed lifecycle. In order to get the ECDSA signature, the RNG must be initialized. In case it has not been started an error will be returned.

See the Security Reference Manual (SRM) for more info.

**13.6.2.16** void `sc_seco_build_info` ( `sc_ipc_t ipc`, `uint32_t * version`, `uint32_t * commit` )

This function is used to return the SECO FW build info.

**Parameters**

in	<i>ipc</i>	IPC handle
out	<i>version</i>	pointer to return build number
out	<i>commit</i>	pointer to return commit ID (git SHA-1)

**13.6.2.17** `sc_err_t sc_seco_chip_info` ( `sc_ipc_t ipc`, `uint16_t * lc`, `uint16_t * monotonic`, `uint32_t * uid_l`, `uint32_t * uid_h` )

This function is used to return SECO chip info.

**Parameters**

in	<i>ipc</i>	IPC handle
out	<i>lc</i>	pointer to return lifecycle
out	<i>monotonic</i>	pointer to return monotonic counter
out	<i>uid_l</i>	pointer to return UID (lower 32 bits)
out	<i>uid_h</i>	pointer to return UID (upper 32 bits)

**Returns**

Returns and error code (SC\_ERR\_NONE = success).

**13.6.2.18 sc\_err\_t sc\_seco\_enable\_debug ( sc\_ipc\_t *ipc*, sc\_faddr\_t *addr* )**

This function securely enables debug.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>addr</i>	address of message block

**Returns**

Returns and error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_UNAVAILABLE if SECO not available

Note *addr* must be a pointer to a signed message block.

See the Security Reference Manual (SRM) for more info.

**13.6.2.19 sc\_err\_t sc\_seco\_get\_event ( sc\_ipc\_t *ipc*, uint8\_t *idx*, uint32\_t \* *event* )**

This function is used to return an event from the SECO error log.

**Parameters**

in	<i>ipc</i>	IPC handle
out	<i>idx</i>	index of event to return
out	<i>event</i>	pointer to return event

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Read of *idx* 0 captures events from SECO. Loop starting with 0 until an error is returned to dump all events.

**13.6.2.20 sc\_err\_t sc\_seco\_fuse\_write ( sc\_ipc\_t *ipc*, sc\_faddr\_t *addr* )**

This function securely writes a group of fuse words.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>addr</i>	address of message block

**Returns**

Returns and error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_UNAVAILABLE if SECO not available

Note *addr* must be a pointer to a signed message block.

See the Security Reference Manual (SRM) for more info.

**13.6.2.21 sc\_err\_t sc\_seco\_patch ( sc\_ipc\_t *ipc*, sc\_faddr\_t *addr* )**

This function applies a patch.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>addr</i>	address of message block

**Returns**

Returns and error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_UNAVAILABLE if SECO not available

Note *addr* must be a pointer to a signed message block.

See the Security Reference Manual (SRM) for more info.

## 13.7 (SVC) Timer Service

Module for the Timer service.

### Typedefs

- typedef `uint8_t sc_timer_wdog_action_t`  
*This type is used to configure the watchdog action.*
- typedef `uint32_t sc_timer_wdog_time_t`  
*This type is used to declare a watchdog time value in milliseconds.*

### Defines for type widths

- #define `SC_TIMER_ACTION_W` 3U  
*Width of `sc_timer_wdog_action_t`.*

### Defines for `sc_timer_wdog_action_t`

- #define `SC_TIMER_WDOG_ACTION_PARTITION` 0U  
*Reset partition.*
- #define `SC_TIMER_WDOG_ACTION_WARM` 1U  
*Warm reset system.*
- #define `SC_TIMER_WDOG_ACTION_COLD` 2U  
*Cold reset system.*
- #define `SC_TIMER_WDOG_ACTION_BOARD` 3U  
*Reset board.*
- #define `SC_TIMER_WDOG_ACTION_IRQ` 4U  
*Only generate IRQs.*

### Wathdog Functions

- `sc_err_t sc_timer_set_wdog_timeout` (`sc_ipc_t ipc`, `sc_timer_wdog_time_t timeout`)  
*This function sets the watchdog timeout in milliseconds.*
- `sc_err_t sc_timer_set_wdog_pre_timeout` (`sc_ipc_t ipc`, `sc_timer_wdog_time_t pre_timeout`)  
*This function sets the watchdog pre-timeout in milliseconds.*
- `sc_err_t sc_timer_start_wdog` (`sc_ipc_t ipc`, `sc_bool_t lock`)  
*This function starts the watchdog.*
- `sc_err_t sc_timer_stop_wdog` (`sc_ipc_t ipc`)  
*This function stops the watchdog if it is not locked.*
- `sc_err_t sc_timer_ping_wdog` (`sc_ipc_t ipc`)  
*This function pings (services, kicks) the watchdog resetting the time before expiration back to the timeout.*
- `sc_err_t sc_timer_get_wdog_status` (`sc_ipc_t ipc`, `sc_timer_wdog_time_t *timeout`, `sc_timer_wdog_time_t *max_timeout`, `sc_timer_wdog_time_t *remaining_time`)  
*This function gets the status of the watchdog.*
- `sc_err_t sc_timer_pt_get_wdog_status` (`sc_ipc_t ipc`, `sc_rm_pt_t pt`, `sc_bool_t *enb`, `sc_timer_wdog_time_t *timeout`, `sc_timer_wdog_time_t *remaining_time`)  
*This function gets the status of the watchdog of a partition.*
- `sc_err_t sc_timer_set_wdog_action` (`sc_ipc_t ipc`, `sc_rm_pt_t pt`, `sc_timer_wdog_action_t action`)  
*This function configures the action to be taken when a watchdog expires.*

## Real-Time Clock (RTC) Functions

- `sc_err_t sc_timer_set_rtc_time` (`sc_ipc_t ipc`, `uint16_t year`, `uint8_t mon`, `uint8_t day`, `uint8_t hour`, `uint8_t min`, `uint8_t sec`)  
*This function sets the RTC time.*
- `sc_err_t sc_timer_get_rtc_time` (`sc_ipc_t ipc`, `uint16_t *year`, `uint8_t *mon`, `uint8_t *day`, `uint8_t *hour`, `uint8_t *min`, `uint8_t *sec`)  
*This function gets the RTC time.*
- `sc_err_t sc_timer_get_rtc_sec1970` (`sc_ipc_t ipc`, `uint32_t *sec`)  
*This function gets the RTC time in seconds since 1/1/1970.*
- `sc_err_t sc_timer_set_rtc_alarm` (`sc_ipc_t ipc`, `uint16_t year`, `uint8_t mon`, `uint8_t day`, `uint8_t hour`, `uint8_t min`, `uint8_t sec`)  
*This function sets the RTC alarm.*
- `sc_err_t sc_timer_set_rtc_periodic_alarm` (`sc_ipc_t ipc`, `uint32_t sec`)  
*This function sets the RTC alarm (periodic mode).*
- `sc_err_t sc_timer_cancel_rtc_alarm` (`sc_ipc_t ipc`)  
*This function cancels the RTC alarm.*
- `sc_err_t sc_timer_set_rtc_calb` (`sc_ipc_t ipc`, `int8_t count`)  
*This function sets the RTC calibration value.*

## System Counter (SYSCTR) Functions

- `sc_err_t sc_timer_set_sysctr_alarm` (`sc_ipc_t ipc`, `uint64_t ticks`)  
*This function sets the SYSCTR alarm.*
- `sc_err_t sc_timer_set_sysctr_periodic_alarm` (`sc_ipc_t ipc`, `uint64_t ticks`)  
*This function sets the SYSCTR alarm (periodic mode).*
- `sc_err_t sc_timer_cancel_sysctr_alarm` (`sc_ipc_t ipc`)  
*This function cancels the SYSCTR alarm.*

### 13.7.1 Detailed Description

Module for the Timer service.

This includes support for the watchdog, RTC, and system counter. Note every resource partition has a watchdog it can use.

### 13.7.2 Function Documentation

#### 13.7.2.1 `sc_err_t sc_timer_set_wdog_timeout` ( `sc_ipc_t ipc`, `sc_timer_wdog_time_t timeout` )

This function sets the watchdog timeout in milliseconds.

If not set then the timeout defaults to the max. Once locked this value cannot be changed.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>timeout</i>	timeout period for the watchdog

**Returns**

Returns an error code (SC\_ERR\_NONE = success, SC\_ERR\_LOCKED = locked).

### 13.7.2.2 `sc_err_t sc_timer_set_wdog_pre_timeout ( sc_ipc_t ipc, sc_timer_wdog_time_t pre_timeout )`

This function sets the watchdog pre-timeout in milliseconds.

If not set then the pre-timeout defaults to the max. Once locked this value cannot be changed.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>pre_timeout</i>	pre-timeout period for the watchdog

When the pre-timeout expires an IRQ will be generated. Note this timeout clears when the IRQ is triggered. An IRQ is generated for the failing partition and all of its child partitions.

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

### 13.7.2.3 `sc_err_t sc_timer_start_wdog ( sc_ipc_t ipc, sc_bool_t lock )`

This function starts the watchdog.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>lock</i>	boolean indicating the lock status

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

If *lock* is set then the watchdog cannot be stopped or the timeout period changed.

### 13.7.2.4 `sc_err_t sc_timer_stop_wdog ( sc_ipc_t ipc )`

This function stops the watchdog if it is not locked.

#### Parameters

in	<i>ipc</i>	IPC handle
----	------------	------------

#### Returns

Returns an error code (SC\_ERR\_NONE = success, SC\_ERR\_LOCKED = locked).

### 13.7.2.5 `sc_err_t sc_timer_ping_wdog ( sc_ipc_t ipc )`

This function pings (services, kicks) the watchdog resetting the time before expiration back to the timeout.

#### Parameters

in	<i>ipc</i>	IPC handle
----	------------	------------

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

### 13.7.2.6 `sc_err_t sc_timer_get_wdog_status ( sc_ipc_t ipc, sc_timer_wdog_time_t * timeout, sc_timer_wdog_time_t * max_timeout, sc_timer_wdog_time_t * remaining_time )`

This function gets the status of the watchdog.

All arguments are in milliseconds.

#### Parameters

in	<i>ipc</i>	IPC handle
out	<i>timeout</i>	pointer to return the timeout
out	<i>max_timeout</i>	pointer to return the max timeout
out	<i>remaining_time</i>	pointer to return the time remaining until trigger

#### Returns

Returns an error code (SC\_ERR\_NONE = success).



13.7.2.7 `sc_err_t sc_timer_pt_get_wdog_status ( sc_ipc_t ipc, sc_rm_pt_t pt, sc_bool_t * enb, sc_timer_wdog_time_t * timeout, sc_timer_wdog_time_t * remaining_time )`

This function gets the status of the watchdog of a partition.

All arguments are in milliseconds.

#### Parameters

in	<i>ipc</i>	IPC handle
in	<i>pt</i>	partition to query
out	<i>enb</i>	pointer to return enable status
out	<i>timeout</i>	pointer to return the timeout
out	<i>remaining_time</i>	pointer to return the time remaining until trigger

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

13.7.2.8 `sc_err_t sc_timer_set_wdog_action ( sc_ipc_t ipc, sc_rm_pt_t pt, sc_timer_wdog_action_t action )`

This function configures the action to be taken when a watchdog expires.

#### Parameters

in	<i>ipc</i>	IPC handle
in	<i>pt</i>	partition to affect
in	<i>action</i>	action to take

Default action is inherited from the parent.

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_ERR\_PARM if invalid parameters,
- SC\_ERR\_NOACCESS if caller's partition is not the SYSTEM owner,
- SC\_ERR\_LOCKED if the watchdog is locked

13.7.2.9 `sc_err_t sc_timer_set_rtc_time ( sc_ipc_t ipc, uint16_t year, uint8_t mon, uint8_t day, uint8_t hour, uint8_t min, uint8_t sec )`

This function sets the RTC time.

Only the owner of the SC\_R\_SYSTEM resource or a partition with access permissions to SC\_R\_SYSTEM can set the time.

## Parameters

in	<i>ipc</i>	IPC handle
in	<i>year</i>	year (min 1970)
in	<i>mon</i>	month (1-12)
in	<i>day</i>	day of the month (1-31)
in	<i>hour</i>	hour (0-23)
in	<i>min</i>	minute (0-59)
in	<i>sec</i>	second (0-59)

## Returns

Returns an error code (SC\_ERR\_NONE = success).

## Return errors:

- SC\_ERR\_PARM if invalid time/date parameters,
- SC\_ERR\_NOACCESS if caller's partition cannot access SC\_R\_SYSTEM

13.7.2.10 `sc_err_t sc_timer_get_rtc_time ( sc_ipc_t ipc, uint16_t * year, uint8_t * mon, uint8_t * day, uint8_t * hour, uint8_t * min, uint8_t * sec )`

This function gets the RTC time.

## Parameters

in	<i>ipc</i>	IPC handle
out	<i>year</i>	pointer to return year (min 1970)
out	<i>mon</i>	pointer to return month (1-12)
out	<i>day</i>	pointer to return day of the month (1-31)
out	<i>hour</i>	pointer to return hour (0-23)
out	<i>min</i>	pointer to return minute (0-59)
out	<i>sec</i>	pointer to return second (0-59)

## Returns

Returns an error code (SC\_ERR\_NONE = success).

13.7.2.11 `sc_err_t sc_timer_get_rtc_sec1970 ( sc_ipc_t ipc, uint32_t * sec )`

This function gets the RTC time in seconds since 1/1/1970.

**Parameters**

in	<i>ipc</i>	IPC handle
out	<i>sec</i>	pointer to return second

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

13.7.2.12 `sc_err_t sc_timer_set_rtc_alarm ( sc_ipc_t ipc, uint16_t year, uint8_t mon, uint8_t day, uint8_t hour, uint8_t min, uint8_t sec )`

This function sets the RTC alarm.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>year</i>	year (min 1970)
in	<i>mon</i>	month (1-12)
in	<i>day</i>	day of the month (1-31)
in	<i>hour</i>	hour (0-23)
in	<i>min</i>	minute (0-59)
in	<i>sec</i>	second (0-59)

Note this alarm setting clears when the alarm is triggered. This is an absolute time.

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_ERR\_PARM if invalid time/date parameters

13.7.2.13 `sc_err_t sc_timer_set_rtc_periodic_alarm ( sc_ipc_t ipc, uint32_t sec )`

This function sets the RTC alarm (periodic mode).

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>sec</i>	period in seconds

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Note this is a relative time.

Return errors:

- SC\_ERR\_PARM if invalid time/date parameters

**13.7.2.14 sc\_err\_t sc\_timer\_cancel\_rtc\_alarm ( sc\_ipc\_t ipc )**

This function cancels the RTC alarm.

**Parameters**

in	<i>ipc</i>	IPC handle
----	------------	------------

Note this alarm setting clears when the alarm is triggered.

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_ERR\_PARM if invalid time/date parameters

**13.7.2.15 sc\_err\_t sc\_timer\_set\_rtc\_calb ( sc\_ipc\_t ipc, int8\_t count )**

This function sets the RTC calibration value.

Only the owner of the SC\_R\_SYSTEM resource or a partition with access permissions to SC\_R\_SYSTEM can set the calibration.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>count</i>	calbration count (-16 to 15)

The calibration value is a 5-bit value including the sign bit, which is implemented in 2's complement. It is added or subtracted from the RTC on a peridodic basis, once per 32768 cycles of the RTC clock.

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

**13.7.2.16 sc\_err\_t sc\_timer\_set\_sysctr\_alarm ( sc\_ipc\_t ipc, uint64\_t ticks )**

This function sets the SYSCTR alarm.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>ticks</i>	number of 8MHz cycles

Note the *ticks* parameter is an absolute time. This alarm setting clears when the alarm is triggered.

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_ERR\_PARM if invalid time/date parameters

**13.7.2.17 sc\_err\_t sc\_timer\_set\_sysctr\_periodic\_alarm ( sc\_ipc\_t ipc, uint64\_t ticks )**

This function sets the SYSCTR alarm (periodic mode).

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>ticks</i>	number of 8MHz cycles

Note the *ticks* parameter is a relative time.

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_ERR\_PARM if invalid time/date parameters

**13.7.2.18 sc\_err\_t sc\_timer\_cancel\_sysctr\_alarm ( sc\_ipc\_t ipc )**

This function cancels the SYSCTR alarm.

**Parameters**

in	<i>ipc</i>	IPC handle
----	------------	------------

Note this alarm setting clears when the alarm is triggered.

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_ERR\_PARM if invalid time/date parameters





# Chapter 14

## File Documentation

### 14.1 platform/main/ipc.h File Reference

Header file for the IPC implementation.

#### Functions

- [sc\\_err\\_t sc\\_ipc\\_open](#) (sc\_ipc\_t \*ipc, sc\_ipc\_id\_t id)  
*This function opens an IPC channel.*
- void [sc\\_ipc\\_close](#) (sc\_ipc\_t ipc)  
*This function closes an IPC channel.*
- void [sc\\_ipc\\_read](#) (sc\_ipc\_t ipc, void \*data)  
*This function reads a message from an IPC channel.*
- void [sc\\_ipc\\_write](#) (sc\_ipc\_t ipc, const void \*data)  
*This function writes a message to an IPC channel.*

#### 14.1.1 Detailed Description

Header file for the IPC implementation.

#### 14.1.2 Function Documentation

##### 14.1.2.1 [sc\\_err\\_t sc\\_ipc\\_open](#) ( [sc\\_ipc\\_t](#) \* *ipc*, [sc\\_ipc\\_id\\_t](#) *id* )

This function opens an IPC channel.

#### Parameters

out	<i>ipc</i>	return pointer for ipc handle
in	<i>id</i>	id of channel to open

**Returns**

Returns an error code (SC\_ERR\_NONE = success, SC\_ERR\_IPC otherwise).

The *id* parameter is implementation specific. Could be an MU address, pointer to a driver path, channel index, etc.

**14.1.2.2 void sc\_ipc\_close ( sc\_ipc\_t ipc )**

This function closes an IPC channel.

**Parameters**

in	<i>ipc</i>	id of channel to close
----	------------	------------------------

**14.1.2.3 void sc\_ipc\_read ( sc\_ipc\_t ipc, void \* data )**

This function reads a message from an IPC channel.

**Parameters**

in	<i>ipc</i>	id of channel read from
out	<i>data</i>	pointer to message buffer to read

This function will block if no message is available to be read.

**14.1.2.4 void sc\_ipc\_write ( sc\_ipc\_t ipc, const void \* data )**

This function writes a message to an IPC channel.

**Parameters**

in	<i>ipc</i>	id of channel to write to
in	<i>data</i>	pointer to message buffer to write

This function will block if the outgoing buffer is full.

**14.2 platform/main/types.h File Reference**

Header file containing types used across multiple service APIs.

## Macros

- #define **SCFW\_API\_VERSION** 100U
- #define **SC\_R\_NONE** 0xFFFF0U
  - *Define for ATF/Linux.*
- #define **SC\_C\_TEMP** 0U
  - *Defines for sc\_ctrl\_t.*
- #define **SC\_C\_TEMP\_HI** 1U
- #define **SC\_C\_TEMP\_LOW** 2U
- #define **SC\_C\_PXL\_LINK\_MST1\_ADDR** 3U
- #define **SC\_C\_PXL\_LINK\_MST2\_ADDR** 4U
- #define **SC\_C\_PXL\_LINK\_MST\_ENB** 5U
- #define **SC\_C\_PXL\_LINK\_MST1\_ENB** 6U
- #define **SC\_C\_PXL\_LINK\_MST2\_ENB** 7U
- #define **SC\_C\_PXL\_LINK\_SLV1\_ADDR** 8U
- #define **SC\_C\_PXL\_LINK\_SLV2\_ADDR** 9U
- #define **SC\_C\_PXL\_LINK\_MST\_VLD** 10U
- #define **SC\_C\_PXL\_LINK\_MST1\_VLD** 11U
- #define **SC\_C\_PXL\_LINK\_MST2\_VLD** 12U
- #define **SC\_C\_SINGLE\_MODE** 13U
- #define **SC\_C\_ID** 14U
- #define **SC\_C\_PXL\_CLK\_POLARITY** 15U
- #define **SC\_C\_LINESTATE** 16U
- #define **SC\_C\_PCIE\_G\_RST** 17U
- #define **SC\_C\_PCIE\_BUTTON\_RST** 18U
- #define **SC\_C\_PCIE\_PERST** 19U
- #define **SC\_C\_PHY\_RESET** 20U
- #define **SC\_C\_PXL\_LINK\_RATE\_CORRECTION** 21U
- #define **SC\_C\_PANIC** 22U
- #define **SC\_C\_PRIORITY\_GROUP** 23U
- #define **SC\_C\_TXCLK** 24U
- #define **SC\_C\_CLKDIV** 25U
- #define **SC\_C\_DISABLE\_50** 26U
- #define **SC\_C\_DISABLE\_125** 27U
- #define **SC\_C\_SEL\_125** 28U
- #define **SC\_C\_MODE** 29U
- #define **SC\_C\_SYNC\_CTRL0** 30U
- #define **SC\_C\_KACHUNK\_CNT** 31U
- #define **SC\_C\_KACHUNK\_SEL** 32U
- #define **SC\_C\_SYNC\_CTRL1** 33U
- #define **SC\_C\_DPI\_RESET** 34U
- #define **SC\_C\_MIPI\_RESET** 35U
- #define **SC\_C\_DUAL\_MODE** 36U
- #define **SC\_C\_VOLTAGE** 37U
- #define **SC\_C\_PXL\_LINK\_SEL** 38U
- #define **SC\_C\_OFS\_SEL** 39U
- #define **SC\_C\_OFS\_AUDIO** 40U
- #define **SC\_C\_OFS\_PERIPH** 41U
- #define **SC\_C\_OFS\_IRQ** 42U
- #define **SC\_C\_RST0** 43U

- #define **SC\_C\_RST1** 44U
- #define **SC\_C\_SELO** 45U
- #define **SC\_C\_CALIB0** 46U
- #define **SC\_C\_CALIB1** 47U
- #define **SC\_C\_CALIB2** 48U
- #define **SC\_C\_IPG\_DEBUG** 49U
- #define **SC\_C\_IPG\_DOZE** 50U
- #define **SC\_C\_IPG\_WAIT** 51U
- #define **SC\_C\_IPG\_STOP** 52U
- #define **SC\_C\_IPG\_STOP\_MODE** 53U
- #define **SC\_C\_IPG\_STOP\_ACK** 54U
- #define **SC\_C\_SYNC\_CTRL** 55U
- #define **SC\_C\_LAST** 56U
- #define **SC\_P\_ALL** ((*sc\_pad\_t*) UINT16\_MAX)

*All pads.*

### Defines for common frequencies

- #define **SC\_32KHZ** 32768U  
*32KHz*
- #define **SC\_10MHZ** 10000000U  
*10MHz*
- #define **SC\_16MHZ** 16000000U  
*16MHz*
- #define **SC\_20MHZ** 20000000U  
*20MHz*
- #define **SC\_25MHZ** 25000000U  
*25MHz*
- #define **SC\_27MHZ** 27000000U  
*27MHz*
- #define **SC\_40MHZ** 40000000U  
*40MHz*
- #define **SC\_45MHZ** 45000000U  
*45MHz*
- #define **SC\_50MHZ** 50000000U  
*50MHz*
- #define **SC\_60MHZ** 60000000U  
*60MHz*
- #define **SC\_66MHZ** 66666666U  
*66MHz*
- #define **SC\_74MHZ** 74250000U  
*74.25MHz*
- #define **SC\_80MHZ** 80000000U  
*80MHz*
- #define **SC\_83MHZ** 83333333U  
*83MHz*
- #define **SC\_84MHZ** 84375000U  
*84.37MHz*
- #define **SC\_100MHZ** 100000000U  
*100MHz*
- #define **SC\_125MHZ** 125000000U

- 125MHz*
  - #define [SC\\_133MHZ](#) 133333333U
- 133MHz*
  - #define [SC\\_135MHZ](#) 135000000U
- 135MHz*
  - #define [SC\\_150MHZ](#) 150000000U
- 150MHz*
  - #define [SC\\_160MHZ](#) 160000000U
- 160MHz*
  - #define [SC\\_166MHZ](#) 166666666U
- 166MHz*
  - #define [SC\\_175MHZ](#) 175000000U
- 175MHz*
  - #define [SC\\_180MHZ](#) 180000000U
- 180MHz*
  - #define [SC\\_200MHZ](#) 200000000U
- 200MHz*
  - #define [SC\\_250MHZ](#) 250000000U
- 250MHz*
  - #define [SC\\_266MHZ](#) 266666666U
- 266MHz*
  - #define [SC\\_300MHZ](#) 300000000U
- 300MHz*
  - #define [SC\\_312MHZ](#) 312500000U
- 312.5MHz*
  - #define [SC\\_320MHZ](#) 320000000U
- 320MHz*
  - #define [SC\\_325MHZ](#) 325000000U
- 325MHz*
  - #define [SC\\_333MHZ](#) 333333333U
- 333MHz*
  - #define [SC\\_350MHZ](#) 350000000U
- 350MHz*
  - #define [SC\\_372MHZ](#) 372000000U
- 372MHz*
  - #define [SC\\_375MHZ](#) 375000000U
- 375MHz*
  - #define [SC\\_400MHZ](#) 400000000U
- 400MHz*
  - #define [SC\\_500MHZ](#) 500000000U
- 500MHz*
  - #define [SC\\_594MHZ](#) 594000000U
- 594MHz*
  - #define [SC\\_625MHZ](#) 625000000U
- 625MHz*
  - #define [SC\\_640MHZ](#) 640000000U
- 640MHz*
  - #define [SC\\_648MHZ](#) 648000000U
- 648MHz*
  - #define [SC\\_650MHZ](#) 650000000U
- 650MHz*

- #define SC\_667MHZ 666666667U  
667MHz
- #define SC\_675MHZ 675000000U  
675MHz
- #define SC\_700MHZ 700000000U  
700MHz
- #define SC\_720MHZ 720000000U  
720MHz
- #define SC\_750MHZ 750000000U  
750MHz
- #define SC\_753MHZ 753000000U  
753MHz
- #define SC\_793MHZ 793000000U  
793MHz
- #define SC\_800MHZ 800000000U  
800MHz
- #define SC\_850MHZ 850000000U  
850MHz
- #define SC\_858MHZ 858000000U  
858MHz
- #define SC\_900MHZ 900000000U  
900MHz
- #define SC\_953MHZ 953000000U  
953MHz
- #define SC\_963MHZ 963000000U  
963MHz
- #define SC\_1000MHZ 1000000000U  
1GHz
- #define SC\_1060MHZ 1060000000U  
1.06GHz
- #define SC\_1068MHZ 1068000000U  
1.068GHz
- #define SC\_1121MHZ 1121000000U  
1.121GHz
- #define SC\_1173MHZ 1173000000U  
1.173GHz
- #define SC\_1188MHZ 1188000000U  
1.188GHz
- #define SC\_1260MHZ 1260000000U  
1.26GHz
- #define SC\_1278MHZ 1278000000U  
1.278GHz
- #define SC\_1280MHZ 1280000000U  
1.28GHz
- #define SC\_1300MHZ 1300000000U  
1.3GHz
- #define SC\_1313MHZ 1313000000U  
1.313GHz
- #define SC\_1345MHZ 1345000000U  
1.345GHz
- #define SC\_1400MHZ 1400000000U

- 1.4GHz*
  - #define [SC\\_1500MHZ](#) 1500000000U
- 1.5GHz*
  - #define [SC\\_1600MHZ](#) 1600000000U
- 1.6GHz*
  - #define [SC\\_1800MHZ](#) 1800000000U
- 1.8GHz*
  - #define [SC\\_2000MHZ](#) 2000000000U
- 2.0GHz*
  - #define [SC\\_2112MHZ](#) 2112000000U
- 2.12GHz*

#### Defines for 24M related frequencies

- #define [SC\\_8MHZ](#) 8000000U
  - 8MHz*
- #define [SC\\_12MHZ](#) 12000000U
  - 12MHz*
- #define [SC\\_19MHZ](#) 19800000U
  - 19.8MHz*
- #define [SC\\_24MHZ](#) 24000000U
  - 24MHz*
- #define [SC\\_48MHZ](#) 48000000U
  - 48MHz*
- #define [SC\\_120MHZ](#) 120000000U
  - 120MHz*
- #define [SC\\_132MHZ](#) 132000000U
  - 132MHz*
- #define [SC\\_144MHZ](#) 144000000U
  - 144MHz*
- #define [SC\\_192MHZ](#) 192000000U
  - 192MHz*
- #define [SC\\_211MHZ](#) 211200000U
  - 211.2MHz*
- #define [SC\\_240MHZ](#) 240000000U
  - 240MHz*
- #define [SC\\_264MHZ](#) 264000000U
  - 264MHz*
- #define [SC\\_352MHZ](#) 352000000U
  - 352MHz*
- #define [SC\\_360MHZ](#) 360000000U
  - 360MHz*
- #define [SC\\_384MHZ](#) 384000000U
  - 384MHz*
- #define [SC\\_396MHZ](#) 396000000U
  - 396MHz*
- #define [SC\\_432MHZ](#) 432000000U
  - 432MHz*
- #define [SC\\_480MHZ](#) 480000000U
  - 480MHz*
- #define [SC\\_600MHZ](#) 600000000U

- *600MHz*  
• #define SC\_744MHZ 744000000U
- *744MHz*  
• #define SC\_792MHZ 792000000U
- *792MHz*  
• #define SC\_864MHZ 864000000U
- *864MHz*  
• #define SC\_960MHZ 960000000U
- *960MHz*  
• #define SC\_1056MHZ 1056000000U
- *1056MHz*  
• #define SC\_1104MHZ 1104000000U
- *1104MHz*  
• #define SC\_1200MHZ 1200000000U
- *1.2GHz*  
• #define SC\_1464MHZ 1464000000U
- *1.464GHz*  
• #define SC\_2400MHZ 2400000000U
- *2.4GHz*

#### Defines for A/V related frequencies

- #define SC\_62MHZ 62937500U  
*62.9375MHz*
- #define SC\_755MHZ 755250000U  
*755.25MHz*

#### Defines for type widths

- #define SC\_BOOL\_W 1U  
*Width of sc\_bool\_t.*
- #define SC\_ERR\_W 4U  
*Width of sc\_err\_t.*
- #define SC\_RSRC\_W 10U  
*Width of sc\_rsrc\_t.*
- #define SC\_CTRL\_W 6U  
*Width of sc\_ctrl\_t.*

#### Defines for sc\_bool\_t

- #define SC\_FALSE ((sc\_bool\_t) 0U)  
*False.*
- #define SC\_TRUE ((sc\_bool\_t) 1U)  
*True.*

#### Defines for sc\_err\_t.

- #define SC\_ERR\_NONE 0U  
*Success.*
- #define SC\_ERR\_VERSION 1U



- *Incompatible API version.*
- #define **SC\_ERR\_CONFIG** 2U
- *Configuration error.*
- #define **SC\_ERR\_PARM** 3U
- *Bad parameter.*
- #define **SC\_ERR\_NOACCESS** 4U
- *Permission error (no access)*
- #define **SC\_ERR\_LOCKED** 5U
- *Permission error (locked)*
- #define **SC\_ERR\_UNAVAILABLE** 6U
- *Unavailable (out of resources)*
- #define **SC\_ERR\_NOTFOUND** 7U
- *Not found.*
- #define **SC\_ERR\_NOPOWER** 8U
- *No power.*
- #define **SC\_ERR\_IPC** 9U
- *Generic IPC error.*
- #define **SC\_ERR\_BUSY** 10U
- *Resource is currently busy/active.*
- #define **SC\_ERR\_FAIL** 11U
- *General I/O failure.*
- #define **SC\_ERR\_LAST** 12U

#### Defines for **sc\_rsrc\_t**.

- #define **SC\_R\_A53** 0U
- #define **SC\_R\_A53\_0** 1U
- #define **SC\_R\_A53\_1** 2U
- #define **SC\_R\_A53\_2** 3U
- #define **SC\_R\_A53\_3** 4U
- #define **SC\_R\_A72** 5U
- #define **SC\_R\_A72\_0** 6U
- #define **SC\_R\_A72\_1** 7U
- #define **SC\_R\_A72\_2** 8U
- #define **SC\_R\_A72\_3** 9U
- #define **SC\_R\_CCI** 10U
- #define **SC\_R\_DB** 11U
- #define **SC\_R\_DRC\_0** 12U
- #define **SC\_R\_DRC\_1** 13U
- #define **SC\_R\_GIC\_SMMU** 14U
- #define **SC\_R\_IRQSTR\_M4\_0** 15U
- #define **SC\_R\_IRQSTR\_M4\_1** 16U
- #define **SC\_R\_SMMU** 17U
- #define **SC\_R\_GIC** 18U
- #define **SC\_R\_DC\_0\_BLIT0** 19U
- #define **SC\_R\_DC\_0\_BLIT1** 20U
- #define **SC\_R\_DC\_0\_BLIT2** 21U
- #define **SC\_R\_DC\_0\_BLIT\_OUT** 22U
- #define **SC\_R\_PERF** 23U
- #define **SC\_R\_UNUSED5** 24U
- #define **SC\_R\_DC\_0\_WARP** 25U
- #define **SC\_R\_UNUSED7** 26U
- #define **SC\_R\_UNUSED8** 27U
- #define **SC\_R\_DC\_0\_VIDEO0** 28U
- #define **SC\_R\_DC\_0\_VIDEO1** 29U

- #define SC\_R\_DC\_0\_FRAC0 30U
- #define SC\_R\_UNUSED6 31U
- #define SC\_R\_DC\_0 32U
- #define SC\_R\_GPU\_2\_PID0 33U
- #define SC\_R\_DC\_0\_PLL\_0 34U
- #define SC\_R\_DC\_0\_PLL\_1 35U
- #define SC\_R\_DC\_1\_BLIT0 36U
- #define SC\_R\_DC\_1\_BLIT1 37U
- #define SC\_R\_DC\_1\_BLIT2 38U
- #define SC\_R\_DC\_1\_BLIT\_OUT 39U
- #define SC\_R\_UNUSED9 40U
- #define SC\_R\_UNUSED10 41U
- #define SC\_R\_DC\_1\_WARP 42U
- #define SC\_R\_UNUSED11 43U
- #define SC\_R\_UNUSED12 44U
- #define SC\_R\_DC\_1\_VIDEO0 45U
- #define SC\_R\_DC\_1\_VIDEO1 46U
- #define SC\_R\_DC\_1\_FRAC0 47U
- #define SC\_R\_UNUSED13 48U
- #define SC\_R\_DC\_1 49U
- #define SC\_R\_UNUSED14 50U
- #define SC\_R\_DC\_1\_PLL\_0 51U
- #define SC\_R\_DC\_1\_PLL\_1 52U
- #define SC\_R\_SPI\_0 53U
- #define SC\_R\_SPI\_1 54U
- #define SC\_R\_SPI\_2 55U
- #define SC\_R\_SPI\_3 56U
- #define SC\_R\_UART\_0 57U
- #define SC\_R\_UART\_1 58U
- #define SC\_R\_UART\_2 59U
- #define SC\_R\_UART\_3 60U
- #define SC\_R\_UART\_4 61U
- #define SC\_R\_EMVSIM\_0 62U
- #define SC\_R\_EMVSIM\_1 63U
- #define SC\_R\_DMA\_0\_CH0 64U
- #define SC\_R\_DMA\_0\_CH1 65U
- #define SC\_R\_DMA\_0\_CH2 66U
- #define SC\_R\_DMA\_0\_CH3 67U
- #define SC\_R\_DMA\_0\_CH4 68U
- #define SC\_R\_DMA\_0\_CH5 69U
- #define SC\_R\_DMA\_0\_CH6 70U
- #define SC\_R\_DMA\_0\_CH7 71U
- #define SC\_R\_DMA\_0\_CH8 72U
- #define SC\_R\_DMA\_0\_CH9 73U
- #define SC\_R\_DMA\_0\_CH10 74U
- #define SC\_R\_DMA\_0\_CH11 75U
- #define SC\_R\_DMA\_0\_CH12 76U
- #define SC\_R\_DMA\_0\_CH13 77U
- #define SC\_R\_DMA\_0\_CH14 78U
- #define SC\_R\_DMA\_0\_CH15 79U
- #define SC\_R\_DMA\_0\_CH16 80U
- #define SC\_R\_DMA\_0\_CH17 81U
- #define SC\_R\_DMA\_0\_CH18 82U
- #define SC\_R\_DMA\_0\_CH19 83U
- #define SC\_R\_DMA\_0\_CH20 84U
- #define SC\_R\_DMA\_0\_CH21 85U
- #define SC\_R\_DMA\_0\_CH22 86U
- #define SC\_R\_DMA\_0\_CH23 87U
- #define SC\_R\_DMA\_0\_CH24 88U
- #define SC\_R\_DMA\_0\_CH25 89U

- #define **SC\_R\_DMA\_0\_CH26** 90U
- #define **SC\_R\_DMA\_0\_CH27** 91U
- #define **SC\_R\_DMA\_0\_CH28** 92U
- #define **SC\_R\_DMA\_0\_CH29** 93U
- #define **SC\_R\_DMA\_0\_CH30** 94U
- #define **SC\_R\_DMA\_0\_CH31** 95U
- #define **SC\_R\_I2C\_0** 96U
- #define **SC\_R\_I2C\_1** 97U
- #define **SC\_R\_I2C\_2** 98U
- #define **SC\_R\_I2C\_3** 99U
- #define **SC\_R\_I2C\_4** 100U
- #define **SC\_R\_ADC\_0** 101U
- #define **SC\_R\_ADC\_1** 102U
- #define **SC\_R\_FTM\_0** 103U
- #define **SC\_R\_FTM\_1** 104U
- #define **SC\_R\_CAN\_0** 105U
- #define **SC\_R\_CAN\_1** 106U
- #define **SC\_R\_CAN\_2** 107U
- #define **SC\_R\_DMA\_1\_CH0** 108U
- #define **SC\_R\_DMA\_1\_CH1** 109U
- #define **SC\_R\_DMA\_1\_CH2** 110U
- #define **SC\_R\_DMA\_1\_CH3** 111U
- #define **SC\_R\_DMA\_1\_CH4** 112U
- #define **SC\_R\_DMA\_1\_CH5** 113U
- #define **SC\_R\_DMA\_1\_CH6** 114U
- #define **SC\_R\_DMA\_1\_CH7** 115U
- #define **SC\_R\_DMA\_1\_CH8** 116U
- #define **SC\_R\_DMA\_1\_CH9** 117U
- #define **SC\_R\_DMA\_1\_CH10** 118U
- #define **SC\_R\_DMA\_1\_CH11** 119U
- #define **SC\_R\_DMA\_1\_CH12** 120U
- #define **SC\_R\_DMA\_1\_CH13** 121U
- #define **SC\_R\_DMA\_1\_CH14** 122U
- #define **SC\_R\_DMA\_1\_CH15** 123U
- #define **SC\_R\_DMA\_1\_CH16** 124U
- #define **SC\_R\_DMA\_1\_CH17** 125U
- #define **SC\_R\_DMA\_1\_CH18** 126U
- #define **SC\_R\_DMA\_1\_CH19** 127U
- #define **SC\_R\_DMA\_1\_CH20** 128U
- #define **SC\_R\_DMA\_1\_CH21** 129U
- #define **SC\_R\_DMA\_1\_CH22** 130U
- #define **SC\_R\_DMA\_1\_CH23** 131U
- #define **SC\_R\_DMA\_1\_CH24** 132U
- #define **SC\_R\_DMA\_1\_CH25** 133U
- #define **SC\_R\_DMA\_1\_CH26** 134U
- #define **SC\_R\_DMA\_1\_CH27** 135U
- #define **SC\_R\_DMA\_1\_CH28** 136U
- #define **SC\_R\_DMA\_1\_CH29** 137U
- #define **SC\_R\_DMA\_1\_CH30** 138U
- #define **SC\_R\_DMA\_1\_CH31** 139U
- #define **SC\_R\_UNUSED1** 140U
- #define **SC\_R\_UNUSED2** 141U
- #define **SC\_R\_UNUSED3** 142U
- #define **SC\_R\_UNUSED4** 143U
- #define **SC\_R\_GPU\_0\_PID0** 144U
- #define **SC\_R\_GPU\_0\_PID1** 145U
- #define **SC\_R\_GPU\_0\_PID2** 146U
- #define **SC\_R\_GPU\_0\_PID3** 147U
- #define **SC\_R\_GPU\_1\_PID0** 148U
- #define **SC\_R\_GPU\_1\_PID1** 149U

- #define SC\_R\_GPU\_1\_PID2 150U
- #define SC\_R\_GPU\_1\_PID3 151U
- #define SC\_R\_PCIE\_A 152U
- #define SC\_R\_SERDES\_0 153U
- #define SC\_R\_MATCH\_0 154U
- #define SC\_R\_MATCH\_1 155U
- #define SC\_R\_MATCH\_2 156U
- #define SC\_R\_MATCH\_3 157U
- #define SC\_R\_MATCH\_4 158U
- #define SC\_R\_MATCH\_5 159U
- #define SC\_R\_MATCH\_6 160U
- #define SC\_R\_MATCH\_7 161U
- #define SC\_R\_MATCH\_8 162U
- #define SC\_R\_MATCH\_9 163U
- #define SC\_R\_MATCH\_10 164U
- #define SC\_R\_MATCH\_11 165U
- #define SC\_R\_MATCH\_12 166U
- #define SC\_R\_MATCH\_13 167U
- #define SC\_R\_MATCH\_14 168U
- #define SC\_R\_PCIE\_B 169U
- #define SC\_R\_SATA\_0 170U
- #define SC\_R\_SERDES\_1 171U
- #define SC\_R\_HSIO\_GPIO 172U
- #define SC\_R\_MATCH\_15 173U
- #define SC\_R\_MATCH\_16 174U
- #define SC\_R\_MATCH\_17 175U
- #define SC\_R\_MATCH\_18 176U
- #define SC\_R\_MATCH\_19 177U
- #define SC\_R\_MATCH\_20 178U
- #define SC\_R\_MATCH\_21 179U
- #define SC\_R\_MATCH\_22 180U
- #define SC\_R\_MATCH\_23 181U
- #define SC\_R\_MATCH\_24 182U
- #define SC\_R\_MATCH\_25 183U
- #define SC\_R\_MATCH\_26 184U
- #define SC\_R\_MATCH\_27 185U
- #define SC\_R\_MATCH\_28 186U
- #define SC\_R\_LCD\_0 187U
- #define SC\_R\_LCD\_0\_PWM\_0 188U
- #define SC\_R\_LCD\_0\_I2C\_0 189U
- #define SC\_R\_LCD\_0\_I2C\_1 190U
- #define SC\_R\_PWM\_0 191U
- #define SC\_R\_PWM\_1 192U
- #define SC\_R\_PWM\_2 193U
- #define SC\_R\_PWM\_3 194U
- #define SC\_R\_PWM\_4 195U
- #define SC\_R\_PWM\_5 196U
- #define SC\_R\_PWM\_6 197U
- #define SC\_R\_PWM\_7 198U
- #define SC\_R\_GPIO\_0 199U
- #define SC\_R\_GPIO\_1 200U
- #define SC\_R\_GPIO\_2 201U
- #define SC\_R\_GPIO\_3 202U
- #define SC\_R\_GPIO\_4 203U
- #define SC\_R\_GPIO\_5 204U
- #define SC\_R\_GPIO\_6 205U
- #define SC\_R\_GPIO\_7 206U
- #define SC\_R\_GPT\_0 207U
- #define SC\_R\_GPT\_1 208U
- #define SC\_R\_GPT\_2 209U

- #define **SC\_R\_GPT\_3** 210U
- #define **SC\_R\_GPT\_4** 211U
- #define **SC\_R\_KPP** 212U
- #define **SC\_R\_MU\_0A** 213U
- #define **SC\_R\_MU\_1A** 214U
- #define **SC\_R\_MU\_2A** 215U
- #define **SC\_R\_MU\_3A** 216U
- #define **SC\_R\_MU\_4A** 217U
- #define **SC\_R\_MU\_5A** 218U
- #define **SC\_R\_MU\_6A** 219U
- #define **SC\_R\_MU\_7A** 220U
- #define **SC\_R\_MU\_8A** 221U
- #define **SC\_R\_MU\_9A** 222U
- #define **SC\_R\_MU\_10A** 223U
- #define **SC\_R\_MU\_11A** 224U
- #define **SC\_R\_MU\_12A** 225U
- #define **SC\_R\_MU\_13A** 226U
- #define **SC\_R\_MU\_5B** 227U
- #define **SC\_R\_MU\_6B** 228U
- #define **SC\_R\_MU\_7B** 229U
- #define **SC\_R\_MU\_8B** 230U
- #define **SC\_R\_MU\_9B** 231U
- #define **SC\_R\_MU\_10B** 232U
- #define **SC\_R\_MU\_11B** 233U
- #define **SC\_R\_MU\_12B** 234U
- #define **SC\_R\_MU\_13B** 235U
- #define **SC\_R\_ROM\_0** 236U
- #define **SC\_R\_FSPI\_0** 237U
- #define **SC\_R\_FSPI\_1** 238U
- #define **SC\_R\_IEE** 239U
- #define **SC\_R\_IEE\_R0** 240U
- #define **SC\_R\_IEE\_R1** 241U
- #define **SC\_R\_IEE\_R2** 242U
- #define **SC\_R\_IEE\_R3** 243U
- #define **SC\_R\_IEE\_R4** 244U
- #define **SC\_R\_IEE\_R5** 245U
- #define **SC\_R\_IEE\_R6** 246U
- #define **SC\_R\_IEE\_R7** 247U
- #define **SC\_R\_SDHC\_0** 248U
- #define **SC\_R\_SDHC\_1** 249U
- #define **SC\_R\_SDHC\_2** 250U
- #define **SC\_R\_ENET\_0** 251U
- #define **SC\_R\_ENET\_1** 252U
- #define **SC\_R\_MLB\_0** 253U
- #define **SC\_R\_DMA\_2\_CH0** 254U
- #define **SC\_R\_DMA\_2\_CH1** 255U
- #define **SC\_R\_DMA\_2\_CH2** 256U
- #define **SC\_R\_DMA\_2\_CH3** 257U
- #define **SC\_R\_DMA\_2\_CH4** 258U
- #define **SC\_R\_USB\_0** 259U
- #define **SC\_R\_USB\_1** 260U
- #define **SC\_R\_USB\_0\_PHY** 261U
- #define **SC\_R\_USB\_2** 262U
- #define **SC\_R\_USB\_2\_PHY** 263U
- #define **SC\_R\_DTCP** 264U
- #define **SC\_R\_NAND** 265U
- #define **SC\_R\_LVDS\_0** 266U
- #define **SC\_R\_LVDS\_0\_PWM\_0** 267U
- #define **SC\_R\_LVDS\_0\_I2C\_0** 268U
- #define **SC\_R\_LVDS\_0\_I2C\_1** 269U

- #define SC\_R\_LVDS\_1 270U
- #define SC\_R\_LVDS\_1\_PWM\_0 271U
- #define SC\_R\_LVDS\_1\_I2C\_0 272U
- #define SC\_R\_LVDS\_1\_I2C\_1 273U
- #define SC\_R\_LVDS\_2 274U
- #define SC\_R\_LVDS\_2\_PWM\_0 275U
- #define SC\_R\_LVDS\_2\_I2C\_0 276U
- #define SC\_R\_LVDS\_2\_I2C\_1 277U
- #define SC\_R\_M4\_0\_PID0 278U
- #define SC\_R\_M4\_0\_PID1 279U
- #define SC\_R\_M4\_0\_PID2 280U
- #define SC\_R\_M4\_0\_PID3 281U
- #define SC\_R\_M4\_0\_PID4 282U
- #define SC\_R\_M4\_0\_RGPI0 283U
- #define SC\_R\_M4\_0\_SEMA42 284U
- #define SC\_R\_M4\_0\_TPM 285U
- #define SC\_R\_M4\_0\_PIT 286U
- #define SC\_R\_M4\_0\_UART 287U
- #define SC\_R\_M4\_0\_I2C 288U
- #define SC\_R\_M4\_0\_INTMUX 289U
- #define SC\_R\_UNUSED15 290U
- #define SC\_R\_UNUSED16 291U
- #define SC\_R\_M4\_0\_MU\_0B 292U
- #define SC\_R\_M4\_0\_MU\_0A0 293U
- #define SC\_R\_M4\_0\_MU\_0A1 294U
- #define SC\_R\_M4\_0\_MU\_0A2 295U
- #define SC\_R\_M4\_0\_MU\_0A3 296U
- #define SC\_R\_M4\_0\_MU\_1A 297U
- #define SC\_R\_M4\_1\_PID0 298U
- #define SC\_R\_M4\_1\_PID1 299U
- #define SC\_R\_M4\_1\_PID2 300U
- #define SC\_R\_M4\_1\_PID3 301U
- #define SC\_R\_M4\_1\_PID4 302U
- #define SC\_R\_M4\_1\_RGPI0 303U
- #define SC\_R\_M4\_1\_SEMA42 304U
- #define SC\_R\_M4\_1\_TPM 305U
- #define SC\_R\_M4\_1\_PIT 306U
- #define SC\_R\_M4\_1\_UART 307U
- #define SC\_R\_M4\_1\_I2C 308U
- #define SC\_R\_M4\_1\_INTMUX 309U
- #define SC\_R\_UNUSED17 310U
- #define SC\_R\_UNUSED18 311U
- #define SC\_R\_M4\_1\_MU\_0B 312U
- #define SC\_R\_M4\_1\_MU\_0A0 313U
- #define SC\_R\_M4\_1\_MU\_0A1 314U
- #define SC\_R\_M4\_1\_MU\_0A2 315U
- #define SC\_R\_M4\_1\_MU\_0A3 316U
- #define SC\_R\_M4\_1\_MU\_1A 317U
- #define SC\_R\_SAI\_0 318U
- #define SC\_R\_SAI\_1 319U
- #define SC\_R\_SAI\_2 320U
- #define SC\_R\_IRQSTR\_SCU2 321U
- #define SC\_R\_IRQSTR\_DSP 322U
- #define SC\_R\_ELCDIF\_PLL 323U
- #define SC\_R\_OCRAM 324U
- #define SC\_R\_AUDIO\_PLL\_0 325U
- #define SC\_R\_PI\_0 326U
- #define SC\_R\_PI\_0\_PWM\_0 327U
- #define SC\_R\_PI\_0\_PWM\_1 328U
- #define SC\_R\_PI\_0\_I2C\_0 329U

- #define **SC\_R\_PI\_0\_PLL** 330U
- #define **SC\_R\_PI\_1** 331U
- #define **SC\_R\_PI\_1\_PWM\_0** 332U
- #define **SC\_R\_PI\_1\_PWM\_1** 333U
- #define **SC\_R\_PI\_1\_I2C\_0** 334U
- #define **SC\_R\_PI\_1\_PLL** 335U
- #define **SC\_R\_SC\_PID0** 336U
- #define **SC\_R\_SC\_PID1** 337U
- #define **SC\_R\_SC\_PID2** 338U
- #define **SC\_R\_SC\_PID3** 339U
- #define **SC\_R\_SC\_PID4** 340U
- #define **SC\_R\_SC\_SEMA42** 341U
- #define **SC\_R\_SC\_TPM** 342U
- #define **SC\_R\_SC\_PIT** 343U
- #define **SC\_R\_SC\_UART** 344U
- #define **SC\_R\_SC\_I2C** 345U
- #define **SC\_R\_SC\_MU\_0B** 346U
- #define **SC\_R\_SC\_MU\_0A0** 347U
- #define **SC\_R\_SC\_MU\_0A1** 348U
- #define **SC\_R\_SC\_MU\_0A2** 349U
- #define **SC\_R\_SC\_MU\_0A3** 350U
- #define **SC\_R\_SC\_MU\_1A** 351U
- #define **SC\_R\_SYSCNT\_RD** 352U
- #define **SC\_R\_SYSCNT\_CMP** 353U
- #define **SC\_R\_DEBUG** 354U
- #define **SC\_R\_SYSTEM** 355U
- #define **SC\_R\_SNVS** 356U
- #define **SC\_R\_OTP** 357U
- #define **SC\_R\_VPU\_PID0** 358U
- #define **SC\_R\_VPU\_PID1** 359U
- #define **SC\_R\_VPU\_PID2** 360U
- #define **SC\_R\_VPU\_PID3** 361U
- #define **SC\_R\_VPU\_PID4** 362U
- #define **SC\_R\_VPU\_PID5** 363U
- #define **SC\_R\_VPU\_PID6** 364U
- #define **SC\_R\_VPU\_PID7** 365U
- #define **SC\_R\_VPU\_UART** 366U
- #define **SC\_R\_VPUCORE** 367U
- #define **SC\_R\_VPUCORE\_0** 368U
- #define **SC\_R\_VPUCORE\_1** 369U
- #define **SC\_R\_VPUCORE\_2** 370U
- #define **SC\_R\_VPUCORE\_3** 371U
- #define **SC\_R\_DMA\_4\_CH0** 372U
- #define **SC\_R\_DMA\_4\_CH1** 373U
- #define **SC\_R\_DMA\_4\_CH2** 374U
- #define **SC\_R\_DMA\_4\_CH3** 375U
- #define **SC\_R\_DMA\_4\_CH4** 376U
- #define **SC\_R\_ISI\_CH0** 377U
- #define **SC\_R\_ISI\_CH1** 378U
- #define **SC\_R\_ISI\_CH2** 379U
- #define **SC\_R\_ISI\_CH3** 380U
- #define **SC\_R\_ISI\_CH4** 381U
- #define **SC\_R\_ISI\_CH5** 382U
- #define **SC\_R\_ISI\_CH6** 383U
- #define **SC\_R\_ISI\_CH7** 384U
- #define **SC\_R\_MJPEG\_DEC\_S0** 385U
- #define **SC\_R\_MJPEG\_DEC\_S1** 386U
- #define **SC\_R\_MJPEG\_DEC\_S2** 387U
- #define **SC\_R\_MJPEG\_DEC\_S3** 388U
- #define **SC\_R\_MJPEG\_ENC\_S0** 389U

- #define SC\_R\_MJPEG\_ENC\_S1 390U
- #define SC\_R\_MJPEG\_ENC\_S2 391U
- #define SC\_R\_MJPEG\_ENC\_S3 392U
- #define SC\_R\_MIPI\_0 393U
- #define SC\_R\_MIPI\_0\_PWM\_0 394U
- #define SC\_R\_MIPI\_0\_I2C\_0 395U
- #define SC\_R\_MIPI\_0\_I2C\_1 396U
- #define SC\_R\_MIPI\_1 397U
- #define SC\_R\_MIPI\_1\_PWM\_0 398U
- #define SC\_R\_MIPI\_1\_I2C\_0 399U
- #define SC\_R\_MIPI\_1\_I2C\_1 400U
- #define SC\_R\_CSI\_0 401U
- #define SC\_R\_CSI\_0\_PWM\_0 402U
- #define SC\_R\_CSI\_0\_I2C\_0 403U
- #define SC\_R\_CSI\_1 404U
- #define SC\_R\_CSI\_1\_PWM\_0 405U
- #define SC\_R\_CSI\_1\_I2C\_0 406U
- #define SC\_R\_HDMI 407U
- #define SC\_R\_HDMI\_I2S 408U
- #define SC\_R\_HDMI\_I2C\_0 409U
- #define SC\_R\_HDMI\_PLL\_0 410U
- #define SC\_R\_HDMI\_RX 411U
- #define SC\_R\_HDMI\_RX\_BYPASS 412U
- #define SC\_R\_HDMI\_RX\_I2C\_0 413U
- #define SC\_R\_ASRC\_0 414U
- #define SC\_R\_ESAI\_0 415U
- #define SC\_R\_SPDIF\_0 416U
- #define SC\_R\_SPDIF\_1 417U
- #define SC\_R\_SAI\_3 418U
- #define SC\_R\_SAI\_4 419U
- #define SC\_R\_SAI\_5 420U
- #define SC\_R\_GPT\_5 421U
- #define SC\_R\_GPT\_6 422U
- #define SC\_R\_GPT\_7 423U
- #define SC\_R\_GPT\_8 424U
- #define SC\_R\_GPT\_9 425U
- #define SC\_R\_GPT\_10 426U
- #define SC\_R\_DMA\_2\_CH5 427U
- #define SC\_R\_DMA\_2\_CH6 428U
- #define SC\_R\_DMA\_2\_CH7 429U
- #define SC\_R\_DMA\_2\_CH8 430U
- #define SC\_R\_DMA\_2\_CH9 431U
- #define SC\_R\_DMA\_2\_CH10 432U
- #define SC\_R\_DMA\_2\_CH11 433U
- #define SC\_R\_DMA\_2\_CH12 434U
- #define SC\_R\_DMA\_2\_CH13 435U
- #define SC\_R\_DMA\_2\_CH14 436U
- #define SC\_R\_DMA\_2\_CH15 437U
- #define SC\_R\_DMA\_2\_CH16 438U
- #define SC\_R\_DMA\_2\_CH17 439U
- #define SC\_R\_DMA\_2\_CH18 440U
- #define SC\_R\_DMA\_2\_CH19 441U
- #define SC\_R\_DMA\_2\_CH20 442U
- #define SC\_R\_DMA\_2\_CH21 443U
- #define SC\_R\_DMA\_2\_CH22 444U
- #define SC\_R\_DMA\_2\_CH23 445U
- #define SC\_R\_DMA\_2\_CH24 446U
- #define SC\_R\_DMA\_2\_CH25 447U
- #define SC\_R\_DMA\_2\_CH26 448U
- #define SC\_R\_DMA\_2\_CH27 449U



- #define SC\_R\_DMA\_2\_CH28 450U
- #define SC\_R\_DMA\_2\_CH29 451U
- #define SC\_R\_DMA\_2\_CH30 452U
- #define SC\_R\_DMA\_2\_CH31 453U
- #define SC\_R\_ASRC\_1 454U
- #define SC\_R\_ESAI\_1 455U
- #define SC\_R\_SAI\_6 456U
- #define SC\_R\_SAI\_7 457U
- #define SC\_R\_AMIX 458U
- #define SC\_R\_MQS\_0 459U
- #define SC\_R\_DMA\_3\_CH0 460U
- #define SC\_R\_DMA\_3\_CH1 461U
- #define SC\_R\_DMA\_3\_CH2 462U
- #define SC\_R\_DMA\_3\_CH3 463U
- #define SC\_R\_DMA\_3\_CH4 464U
- #define SC\_R\_DMA\_3\_CH5 465U
- #define SC\_R\_DMA\_3\_CH6 466U
- #define SC\_R\_DMA\_3\_CH7 467U
- #define SC\_R\_DMA\_3\_CH8 468U
- #define SC\_R\_DMA\_3\_CH9 469U
- #define SC\_R\_DMA\_3\_CH10 470U
- #define SC\_R\_DMA\_3\_CH11 471U
- #define SC\_R\_DMA\_3\_CH12 472U
- #define SC\_R\_DMA\_3\_CH13 473U
- #define SC\_R\_DMA\_3\_CH14 474U
- #define SC\_R\_DMA\_3\_CH15 475U
- #define SC\_R\_DMA\_3\_CH16 476U
- #define SC\_R\_DMA\_3\_CH17 477U
- #define SC\_R\_DMA\_3\_CH18 478U
- #define SC\_R\_DMA\_3\_CH19 479U
- #define SC\_R\_DMA\_3\_CH20 480U
- #define SC\_R\_DMA\_3\_CH21 481U
- #define SC\_R\_DMA\_3\_CH22 482U
- #define SC\_R\_DMA\_3\_CH23 483U
- #define SC\_R\_DMA\_3\_CH24 484U
- #define SC\_R\_DMA\_3\_CH25 485U
- #define SC\_R\_DMA\_3\_CH26 486U
- #define SC\_R\_DMA\_3\_CH27 487U
- #define SC\_R\_DMA\_3\_CH28 488U
- #define SC\_R\_DMA\_3\_CH29 489U
- #define SC\_R\_DMA\_3\_CH30 490U
- #define SC\_R\_DMA\_3\_CH31 491U
- #define SC\_R\_AUDIO\_PLL\_1 492U
- #define SC\_R\_AUDIO\_CLK\_0 493U
- #define SC\_R\_AUDIO\_CLK\_1 494U
- #define SC\_R\_MCLK\_OUT\_0 495U
- #define SC\_R\_MCLK\_OUT\_1 496U
- #define SC\_R\_PMIC\_0 497U
- #define SC\_R\_PMIC\_1 498U
- #define SC\_R\_SECO 499U
- #define SC\_R\_CAAM\_JR1 500U
- #define SC\_R\_CAAM\_JR2 501U
- #define SC\_R\_CAAM\_JR3 502U
- #define SC\_R\_SECO\_MU\_2 503U
- #define SC\_R\_SECO\_MU\_3 504U
- #define SC\_R\_SECO\_MU\_4 505U
- #define SC\_R\_HDMI\_RX\_PWM\_0 506U
- #define SC\_R\_A35 507U
- #define SC\_R\_A35\_0 508U
- #define SC\_R\_A35\_1 509U

- #define **SC\_R\_A35\_2** 510U
- #define **SC\_R\_A35\_3** 511U
- #define **SC\_R\_DSP** 512U
- #define **SC\_R\_DSP\_RAM** 513U
- #define **SC\_R\_CAAM\_JR1\_OUT** 514U
- #define **SC\_R\_CAAM\_JR2\_OUT** 515U
- #define **SC\_R\_CAAM\_JR3\_OUT** 516U
- #define **SC\_R\_VPU\_DEC\_0** 517U
- #define **SC\_R\_VPU\_ENC\_0** 518U
- #define **SC\_R\_CAAM\_JR0** 519U
- #define **SC\_R\_CAAM\_JR0\_OUT** 520U
- #define **SC\_R\_PMIC\_2** 521U
- #define **SC\_R\_DBLOGIC** 522U
- #define **SC\_R\_HDMI\_PLL\_1** 523U
- #define **SC\_R\_BOARD\_R0** 524U
- #define **SC\_R\_BOARD\_R1** 525U
- #define **SC\_R\_BOARD\_R2** 526U
- #define **SC\_R\_BOARD\_R3** 527U
- #define **SC\_R\_BOARD\_R4** 528U
- #define **SC\_R\_BOARD\_R5** 529U
- #define **SC\_R\_BOARD\_R6** 530U
- #define **SC\_R\_BOARD\_R7** 531U
- #define **SC\_R\_MJPEG\_DEC\_MP** 532U
- #define **SC\_R\_MJPEG\_ENC\_MP** 533U
- #define **SC\_R\_VPU\_TS\_0** 534U
- #define **SC\_R\_VPU\_MU\_0** 535U
- #define **SC\_R\_VPU\_MU\_1** 536U
- #define **SC\_R\_VPU\_MU\_2** 537U
- #define **SC\_R\_VPU\_MU\_3** 538U
- #define **SC\_R\_VPU\_ENC\_1** 539U
- #define **SC\_R\_VPU** 540U
- #define **SC\_R\_DMA\_5\_CH0** 541U
- #define **SC\_R\_DMA\_5\_CH1** 542U
- #define **SC\_R\_DMA\_5\_CH2** 543U
- #define **SC\_R\_DMA\_5\_CH3** 544U
- #define **SC\_R\_ATTESTATION** 545U
- #define **SC\_R\_LAST** 546U
- #define **SC\_R\_ALL** ((**sc\_rsrc\_t**) UINT16\_MAX)

*All resources.*

## Typedefs

- typedef **uint8\_t sc\_bool\_t**  
*This type is used to store a boolean.*
- typedef **uint64\_t sc\_faddr\_t**  
*This type is used to store a system (full-size) address.*
- typedef **uint8\_t sc\_err\_t**  
*This type is used to indicate error response for most functions.*
- typedef **uint16\_t sc\_rsrc\_t**  
*This type is used to indicate a resource.*
- typedef **uint32\_t sc\_ctrl\_t**  
*This type is used to indicate a control.*
- typedef **uint16\_t sc\_pad\_t**  
*This type is used to indicate a pad.*

- typedef `__INT8_TYPE__ int8_t`  
*Type used to declare an 8-bit integer.*
- typedef `__INT16_TYPE__ int16_t`  
*Type used to declare a 16-bit integer.*
- typedef `__INT32_TYPE__ int32_t`  
*Type used to declare a 32-bit integer.*
- typedef `__INT64_TYPE__ int64_t`  
*Type used to declare a 64-bit integer.*
- typedef `__UINT8_TYPE__ uint8_t`  
*Type used to declare an 8-bit unsigned integer.*
- typedef `__UINT16_TYPE__ uint16_t`  
*Type used to declare a 16-bit unsigned integer.*
- typedef `__UINT32_TYPE__ uint32_t`  
*Type used to declare a 32-bit unsigned integer.*
- typedef `__UINT64_TYPE__ uint64_t`  
*Type used to declare a 64-bit unsigned integer.*

### 14.2.1 Detailed Description

Header file containing types used across multiple service APIs.

### 14.2.2 Macro Definition Documentation

#### 14.2.2.1 #define SC\_R\_NONE 0xFFFF0U

Define for ATF/Linux.

Not used by SCFW. Not a valid parameter for any SCFW API calls!

### 14.2.3 Typedef Documentation

#### 14.2.3.1 typedef uint16\_t sc\_rsrc\_t

This type is used to indicate a resource.

Resources include peripherals and bus masters (but not memory regions). Note items from list should never be changed or removed (only added to at the end of the list).

#### 14.2.3.2 typedef uint16\_t sc\_pad\_t

This type is used to indicate a pad.

Valid values are SoC specific.

Refer to the SoC [Pad List](#) for valid pad values.

## 14.3 platform/svc/irq/api.h File Reference

Header file containing the public API for the System Controller (SC) Interrupt (IRQ) function.

### Macros

- #define `SC_IRQ_NUM_GROUP` 7U  
*Number of groups.*

### Defines for `sc_irq_group_t`

- #define `SC_IRQ_GROUP_TEMP` 0U  
*Temp interrupts.*
- #define `SC_IRQ_GROUP_WDOG` 1U  
*Watchdog interrupts.*
- #define `SC_IRQ_GROUP_RTC` 2U  
*RTC interrupts.*
- #define `SC_IRQ_GROUP_WAKE` 3U  
*Wakeup interrupts.*
- #define `SC_IRQ_GROUP_SYSCTR` 4U  
*System counter interrupts.*
- #define `SC_IRQ_GROUP_REBOOTED` 5U  
*Partition reboot complete.*
- #define `SC_IRQ_GROUP_REBOOT` 6U  
*Partition reboot starting.*

### Defines for `sc_irq_temp_t`

- #define `SC_IRQ_TEMP_HIGH` (1UL << 0U)  
*Temp alarm interrupt.*
- #define `SC_IRQ_TEMP_CPU0_HIGH` (1UL << 1U)  
*CPU0 temp alarm interrupt.*
- #define `SC_IRQ_TEMP_CPU1_HIGH` (1UL << 2U)  
*CPU1 temp alarm interrupt.*
- #define `SC_IRQ_TEMP_GPU0_HIGH` (1UL << 3U)  
*GPU0 temp alarm interrupt.*
- #define `SC_IRQ_TEMP_GPU1_HIGH` (1UL << 4U)  
*GPU1 temp alarm interrupt.*
- #define `SC_IRQ_TEMP_DRC0_HIGH` (1UL << 5U)  
*DRC0 temp alarm interrupt.*
- #define `SC_IRQ_TEMP_DRC1_HIGH` (1UL << 6U)  
*DRC1 temp alarm interrupt.*
- #define `SC_IRQ_TEMP_VPU_HIGH` (1UL << 7U)  
*DRC1 temp alarm interrupt.*
- #define `SC_IRQ_TEMP_PMIC0_HIGH` (1UL << 8U)  
*PMIC0 temp alarm interrupt.*
- #define `SC_IRQ_TEMP_PMIC1_HIGH` (1UL << 9U)  
*PMIC1 temp alarm interrupt.*
- #define `SC_IRQ_TEMP_LOW` (1UL << 10U)  
*Temp alarm interrupt.*
- #define `SC_IRQ_TEMP_CPU0_LOW` (1UL << 11U)

- *CPU0 temp alarm interrupt.*  
• #define [SC\\_IRQ\\_TEMP\\_CPU1\\_LOW](#) (1UL << 12U)
- *CPU1 temp alarm interrupt.*  
• #define [SC\\_IRQ\\_TEMP\\_GPU0\\_LOW](#) (1UL << 13U)
- *GPU0 temp alarm interrupt.*  
• #define [SC\\_IRQ\\_TEMP\\_GPU1\\_LOW](#) (1UL << 14U)
- *GPU1 temp alarm interrupt.*  
• #define [SC\\_IRQ\\_TEMP\\_DRC0\\_LOW](#) (1UL << 15U)
- *DRC0 temp alarm interrupt.*  
• #define [SC\\_IRQ\\_TEMP\\_DRC1\\_LOW](#) (1UL << 16U)
- *DRC1 temp alarm interrupt.*  
• #define [SC\\_IRQ\\_TEMP\\_VPU\\_LOW](#) (1UL << 17U)
- *PMIC0 temp alarm interrupt.*  
• #define [SC\\_IRQ\\_TEMP\\_PMIC0\\_LOW](#) (1UL << 18U)
- *PMIC1 temp alarm interrupt.*  
• #define [SC\\_IRQ\\_TEMP\\_PMIC1\\_LOW](#) (1UL << 19U)
- *PMIC2 temp alarm interrupt.*  
• #define [SC\\_IRQ\\_TEMP\\_PMIC2\\_HIGH](#) (1UL << 20U)
- *PMIC2 temp alarm interrupt.*  
• #define [SC\\_IRQ\\_TEMP\\_PMIC2\\_LOW](#) (1UL << 21U)

#### Defines for `sc_irq_wdog_t`

- #define [SC\\_IRQ\\_WDOG](#) (1U << 0U)  
*Watchdog interrupt.*

#### Defines for `sc_irq_rtc_t`

- #define [SC\\_IRQ\\_RTC](#) (1U << 0U)  
*RTC interrupt.*

#### Defines for `sc_irq_wake_t`

- #define [SC\\_IRQ\\_BUTTON](#) (1U << 0U)  
*Button interrupt.*
- #define [SC\\_IRQ\\_PAD](#) (1U << 1U)  
*Pad wakeup.*
- #define [SC\\_IRQ\\_USR1](#) (1U << 2U)  
*User defined 1.*
- #define [SC\\_IRQ\\_USR2](#) (1U << 3U)  
*User defined 2.*
- #define [SC\\_IRQ\\_BC\\_PAD](#) (1U << 4U)  
*Pad wakeup (broadcast to all partitions)*

#### Defines for `sc_irq_sysctr_t`

- #define [SC\\_IRQ\\_SYSCTR](#) (1U << 0U)  
*SYSCTR interrupt.*

## Typedefs

- typedef `uint8_t sc_irq_group_t`  
*This type is used to declare an interrupt group.*
- typedef `uint8_t sc_irq_temp_t`  
*This type is used to declare a bit mask of temp interrupts.*
- typedef `uint8_t sc_irq_wdog_t`  
*This type is used to declare a bit mask of watchdog interrupts.*
- typedef `uint8_t sc_irq_rtc_t`  
*This type is used to declare a bit mask of RTC interrupts.*
- typedef `uint8_t sc_irq_wake_t`  
*This type is used to declare a bit mask of wakeup interrupts.*

## Functions

- `sc_err_t sc_irq_enable` (`sc_ipc_t ipc`, `sc_rsrc_t resource`, `sc_irq_group_t group`, `uint32_t mask`, `sc_bool_t enable`)  
*This function enables/disables interrupts.*
- `sc_err_t sc_irq_status` (`sc_ipc_t ipc`, `sc_rsrc_t resource`, `sc_irq_group_t group`, `uint32_t *status`)  
*This function returns the current interrupt status (regardless if masked).*

### 14.3.1 Detailed Description

Header file containing the public API for the System Controller (SC) Interrupt (IRQ) function.

## 14.4 platform/svc/misc/api.h File Reference

Header file containing the public API for the System Controller (SC) Miscellaneous (MISC) function.

## Macros

- #define `SC_MISC_DMA_GRP_MAX` 31U  
*Max DMA channel priority group.*

### Defines for type widths

- #define `SC_MISC_DMA_GRP_W` 5U  
*Width of `sc_misc_dma_group_t`.*

### Defines for `sc_misc_boot_status_t`

- #define `SC_MISC_BOOT_STATUS_SUCCESS` 0U  
*Success.*
- #define `SC_MISC_BOOT_STATUS_SECURITY` 1U

*Security violation.*

#### Defines for `sc_misc_temp_t`

- #define `SC_MISC_TEMP` 0U  
*Temp sensor.*
- #define `SC_MISC_TEMP_HIGH` 1U  
*Temp high alarm.*
- #define `SC_MISC_TEMP_LOW` 2U  
*Temp low alarm.*

#### Defines for `sc_misc_seco_auth_cmd_t`

- #define `SC_MISC_AUTH_CONTAINER` 0U  
*Authenticate container.*
- #define `SC_MISC_VERIFY_IMAGE` 1U  
*Verify image.*
- #define `SC_MISC_REL_CONTAINER` 2U  
*Release container.*
- #define `SC_MISC_SECO_AUTH_SECO_FW` 3U  
*SECO Firmware.*
- #define `SC_MISC_SECO_AUTH_HDMI_TX_FW` 4U  
*HDMI TX Firmware.*
- #define `SC_MISC_SECO_AUTH_HDMI_RX_FW` 5U  
*HDMI RX Firmware.*

#### Defines for `sc_misc_bt_t`

- #define `SC_MISC_BT_PRIMARY` 0U  
*Primary boot.*
- #define `SC_MISC_BT_SECONDARY` 1U  
*Secondary boot.*
- #define `SC_MISC_BT_RECOVERY` 2U  
*Recovery boot.*
- #define `SC_MISC_BT_MANUFACTURE` 3U  
*Manufacture boot.*
- #define `SC_MISC_BT_SERIAL` 4U  
*Serial boot.*

#### Typedefs

- typedef `uint8_t sc_misc_dma_group_t`  
*This type is used to store a DMA channel priority group.*
- typedef `uint8_t sc_misc_boot_status_t`  
*This type is used report boot status.*
- typedef `uint8_t sc_misc_seco_auth_cmd_t`  
*This type is used to issue SECO authenticate commands.*
- typedef `uint8_t sc_misc_temp_t`  
*This type is used report boot status.*
- typedef `uint8_t sc_misc_bt_t`  
*This type is used report the boot type.*

## Functions

### Control Functions

- `sc_err_t sc_misc_set_control` (`sc_ipc_t ipc`, `sc_rsrc_t resource`, `sc_ctrl_t ctrl`, `uint32_t val`)  
*This function sets a miscellaneous control value.*
- `sc_err_t sc_misc_get_control` (`sc_ipc_t ipc`, `sc_rsrc_t resource`, `sc_ctrl_t ctrl`, `uint32_t *val`)  
*This function gets a miscellaneous control value.*

### DMA Functions

- `sc_err_t sc_misc_set_max_dma_group` (`sc_ipc_t ipc`, `sc_rm_pt_t pt`, `sc_misc_dma_group_t max`)  
*This function configures the max DMA channel priority group for a partition.*
- `sc_err_t sc_misc_set_dma_group` (`sc_ipc_t ipc`, `sc_rsrc_t resource`, `sc_misc_dma_group_t group`)  
*This function configures the priority group for a DMA channel.*

### Security Functions

- `sc_err_t sc_misc_seco_image_load` (`sc_ipc_t ipc`, `sc_faddr_t addr_src`, `sc_faddr_t addr_dst`, `uint32_t len`, `sc_bool_t fw`)
- `sc_err_t sc_misc_seco_authenticate` (`sc_ipc_t ipc`, `sc_misc_seco_auth_cmd_t cmd`, `sc_faddr_t addr`)
- `sc_err_t sc_misc_seco_fuse_write` (`sc_ipc_t ipc`, `sc_faddr_t addr`)
- `sc_err_t sc_misc_seco_enable_debug` (`sc_ipc_t ipc`, `sc_faddr_t addr`)
- `sc_err_t sc_misc_seco_forward_lifecycle` (`sc_ipc_t ipc`, `uint32_t change`)
- `sc_err_t sc_misc_seco_return_lifecycle` (`sc_ipc_t ipc`, `sc_faddr_t addr`)
- void `sc_misc_seco_build_info` (`sc_ipc_t ipc`, `uint32_t *version`, `uint32_t *commit`)
- `sc_err_t sc_misc_seco_chip_info` (`sc_ipc_t ipc`, `uint16_t *lc`, `uint16_t *monotonic`, `uint32_t *uid_l`, `uint32_t *uid_h`)
- `sc_err_t sc_misc_seco_attest_mode` (`sc_ipc_t ipc`, `uint32_t mode`)
- `sc_err_t sc_misc_seco_attest` (`sc_ipc_t ipc`, `uint64_t nonce`)
- `sc_err_t sc_misc_seco_get_attest_pkey` (`sc_ipc_t ipc`, `sc_faddr_t addr`)
- `sc_err_t sc_misc_seco_get_attest_sign` (`sc_ipc_t ipc`, `sc_faddr_t addr`)
- `sc_err_t sc_misc_seco_attest_verify` (`sc_ipc_t ipc`, `sc_faddr_t addr`)
- `sc_err_t sc_misc_seco_commit` (`sc_ipc_t ipc`, `uint32_t *info`)

### Debug Functions

- void `sc_misc_debug_out` (`sc_ipc_t ipc`, `uint8_t ch`)  
*This function is used output a debug character from the SCU UART.*
- `sc_err_t sc_misc_waveform_capture` (`sc_ipc_t ipc`, `sc_bool_t enable`)  
*This function starts/stops emulation waveform capture.*
- void `sc_misc_build_info` (`sc_ipc_t ipc`, `uint32_t *build`, `uint32_t *commit`)  
*This function is used to return the SCFW build info.*
- void `sc_misc_api_ver` (`sc_ipc_t ipc`, `uint16_t *cl_maj`, `uint16_t *cl_min`, `uint16_t *sv_maj`, `uint16_t *sv_min`)  
*This function is used to return the SCFW API versions.*
- void `sc_misc_unique_id` (`sc_ipc_t ipc`, `uint32_t *id_l`, `uint32_t *id_h`)  
*This function is used to return the device's unique ID.*

### Other Functions

- `sc_err_t sc_misc_set_ari` (`sc_ipc_t ipc`, `sc_rsrc_t resource`, `sc_rsrc_t resource_mst`, `uint16_t ari`, `sc_bool_t enable`)  
*This function configures the ARI match value for PCIe/SATA resources.*
- void `sc_misc_boot_status` (`sc_ipc_t ipc`, `sc_misc_boot_status_t status`)



- This function reports boot status.*
- [sc\\_err\\_t sc\\_misc\\_boot\\_done](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) cpu)  
*This function tells the SCFW that a CPU is done booting.*
- [sc\\_err\\_t sc\\_misc\\_otp\\_fuse\\_read](#) (sc\_ipc\_t ipc, [uint32\\_t](#) word, [uint32\\_t](#) \*val)  
*This function reads a given fuse word index.*
- [sc\\_err\\_t sc\\_misc\\_otp\\_fuse\\_write](#) (sc\_ipc\_t ipc, [uint32\\_t](#) word, [uint32\\_t](#) val)  
*This function writes a given fuse word index.*
- [sc\\_err\\_t sc\\_misc\\_set\\_temp](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_misc\\_temp\\_t](#) temp, [int16\\_t](#) celsius, [int8\\_t](#) tenths)  
*This function sets a temp sensor alarm.*
- [sc\\_err\\_t sc\\_misc\\_get\\_temp](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_misc\\_temp\\_t](#) temp, [int16\\_t](#) \*celsius, [int8\\_t](#) \*tenths)  
*This function gets a temp sensor value.*
- void [sc\\_misc\\_get\\_boot\\_dev](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) \*dev)  
*This function returns the boot device.*
- [sc\\_err\\_t sc\\_misc\\_get\\_boot\\_type](#) (sc\_ipc\_t ipc, [sc\\_misc\\_bt\\_t](#) \*type)  
*This function returns the boot type.*
- void [sc\\_misc\\_get\\_button\\_status](#) (sc\_ipc\_t ipc, [sc\\_bool\\_t](#) \*status)  
*This function returns the current status of the ON/OFF button.*
- [sc\\_err\\_t sc\\_misc\\_rompatch\\_checksum](#) (sc\_ipc\_t ipc, [uint32\\_t](#) \*checksum)  
*This function returns the ROM patch checksum.*
- [sc\\_err\\_t sc\\_misc\\_board\\_ioctl](#) (sc\_ipc\_t ipc, [uint32\\_t](#) \*parm1, [uint32\\_t](#) \*parm2, [uint32\\_t](#) \*parm3)  
*This function calls the board IOCTL function.*

#### 14.4.1 Detailed Description

Header file containing the public API for the System Controller (SC) Miscellaneous (MISC) function.

## 14.5 platform/svc/pad/api.h File Reference

Header file containing the public API for the System Controller (SC) Pad Control (PAD) function.

### Macros

#### Defines for type widths

- #define [SC\\_PAD\\_MUX\\_W](#) 3U  
*Width of mux parameter.*

#### Defines for [sc\\_pad\\_config\\_t](#)

- #define [SC\\_PAD\\_CONFIG\\_NORMAL](#) 0U  
*Normal.*
- #define [SC\\_PAD\\_CONFIG\\_OD](#) 1U  
*Open Drain.*
- #define [SC\\_PAD\\_CONFIG\\_OD\\_IN](#) 2U  
*Open Drain and input.*
- #define [SC\\_PAD\\_CONFIG\\_OUT\\_IN](#) 3U

*Output and input.*

#### Defines for `sc_pad_iso_t`

- #define `SC_PAD_ISO_OFF` 0U  
*ISO latch is transparent.*
- #define `SC_PAD_ISO_EARLY` 1U  
*Follow EARLY\_ISO.*
- #define `SC_PAD_ISO_LATE` 2U  
*Follow LATE\_ISO.*
- #define `SC_PAD_ISO_ON` 3U  
*ISO latched data is held.*

#### Defines for `sc_pad_28fdsoi_dse_t`

- #define `SC_PAD_28FDSOI_DSE_18V_1MA` 0U  
*Drive strength of 1mA for 1.8v.*
- #define `SC_PAD_28FDSOI_DSE_18V_2MA` 1U  
*Drive strength of 2mA for 1.8v.*
- #define `SC_PAD_28FDSOI_DSE_18V_4MA` 2U  
*Drive strength of 4mA for 1.8v.*
- #define `SC_PAD_28FDSOI_DSE_18V_6MA` 3U  
*Drive strength of 6mA for 1.8v.*
- #define `SC_PAD_28FDSOI_DSE_18V_8MA` 4U  
*Drive strength of 8mA for 1.8v.*
- #define `SC_PAD_28FDSOI_DSE_18V_10MA` 5U  
*Drive strength of 10mA for 1.8v.*
- #define `SC_PAD_28FDSOI_DSE_18V_12MA` 6U  
*Drive strength of 12mA for 1.8v.*
- #define `SC_PAD_28FDSOI_DSE_18V_HS` 7U  
*High-speed drive strength for 1.8v.*
- #define `SC_PAD_28FDSOI_DSE_33V_2MA` 0U  
*Drive strength of 2mA for 3.3v.*
- #define `SC_PAD_28FDSOI_DSE_33V_4MA` 1U  
*Drive strength of 4mA for 3.3v.*
- #define `SC_PAD_28FDSOI_DSE_33V_8MA` 2U  
*Drive strength of 8mA for 3.3v.*
- #define `SC_PAD_28FDSOI_DSE_33V_12MA` 3U  
*Drive strength of 12mA for 3.3v.*
- #define `SC_PAD_28FDSOI_DSE_DV_HIGH` 0U  
*High drive strength for dual volt.*
- #define `SC_PAD_28FDSOI_DSE_DV_LOW` 1U  
*Low drive strength for dual volt.*

#### Defines for `sc_pad_28fdsoi_ps_t`

- #define `SC_PAD_28FDSOI_PS_KEEPER` 0U  
*Bus-keeper (only valid for 1.8v)*
- #define `SC_PAD_28FDSOI_PS_PU` 1U  
*Pull-up.*
- #define `SC_PAD_28FDSOI_PS_PD` 2U  
*Pull-down.*
- #define `SC_PAD_28FDSOI_PS_NONE` 3U

*No pull (disabled)*

#### Defines for `sc_pad_28fdsoi_pus_t`

- #define `SC_PAD_28FDSOI_PUS_30K_PD` 0U  
*30K pull-down*
- #define `SC_PAD_28FDSOI_PUS_100K_PU` 1U  
*100K pull-up*
- #define `SC_PAD_28FDSOI_PUS_3K_PU` 2U  
*3K pull-up*
- #define `SC_PAD_28FDSOI_PUS_30K_PU` 3U  
*30K pull-up*

#### Defines for `sc_pad_wakeup_t`

- #define `SC_PAD_WAKEUP_OFF` 0U  
*Off.*
- #define `SC_PAD_WAKEUP_CLEAR` 1U  
*Clears pending flag.*
- #define `SC_PAD_WAKEUP_LOW_LVL` 4U  
*Low level.*
- #define `SC_PAD_WAKEUP_FALL_EDGE` 5U  
*Falling edge.*
- #define `SC_PAD_WAKEUP_RISE_EDGE` 6U  
*Rising edge.*
- #define `SC_PAD_WAKEUP_HIGH_LVL` 7U  
*High-level.*

## Typedefs

- typedef `uint8_t sc_pad_config_t`  
*This type is used to declare a pad config.*
- typedef `uint8_t sc_pad_iso_t`  
*This type is used to declare a pad low-power isolation config.*
- typedef `uint8_t sc_pad_28fdsoi_dse_t`  
*This type is used to declare a drive strength.*
- typedef `uint8_t sc_pad_28fdsoi_ps_t`  
*This type is used to declare a pull select.*
- typedef `uint8_t sc_pad_28fdsoi_pus_t`  
*This type is used to declare a pull-up select.*
- typedef `uint8_t sc_pad_wakeup_t`  
*This type is used to declare a wakeup mode of a pad.*

## Functions

### Generic Functions

- [sc\\_err\\_t sc\\_pad\\_set\\_mux](#) (sc\_ipc\_t ipc, [sc\\_pad\\_t](#) pad, [uint8\\_t](#) mux, [sc\\_pad\\_config\\_t](#) config, [sc\\_pad\\_iso\\_t](#) iso)  
*This function configures the mux settings for a pad.*
- [sc\\_err\\_t sc\\_pad\\_get\\_mux](#) (sc\_ipc\_t ipc, [sc\\_pad\\_t](#) pad, [uint8\\_t](#) \*mux, [sc\\_pad\\_config\\_t](#) \*config, [sc\\_pad\\_iso\\_t](#) \*iso)  
*This function gets the mux settings for a pad.*
- [sc\\_err\\_t sc\\_pad\\_set\\_gp](#) (sc\_ipc\_t ipc, [sc\\_pad\\_t](#) pad, [uint32\\_t](#) ctrl)  
*This function configures the general purpose pad control.*
- [sc\\_err\\_t sc\\_pad\\_get\\_gp](#) (sc\_ipc\_t ipc, [sc\\_pad\\_t](#) pad, [uint32\\_t](#) \*ctrl)  
*This function gets the general purpose pad control.*
- [sc\\_err\\_t sc\\_pad\\_set\\_wakeup](#) (sc\_ipc\_t ipc, [sc\\_pad\\_t](#) pad, [sc\\_pad\\_wakeup\\_t](#) wakeup)  
*This function configures the wakeup mode of the pad.*
- [sc\\_err\\_t sc\\_pad\\_get\\_wakeup](#) (sc\_ipc\_t ipc, [sc\\_pad\\_t](#) pad, [sc\\_pad\\_wakeup\\_t](#) \*wakeup)  
*This function gets the wakeup mode of a pad.*
- [sc\\_err\\_t sc\\_pad\\_set\\_all](#) (sc\_ipc\_t ipc, [sc\\_pad\\_t](#) pad, [uint8\\_t](#) mux, [sc\\_pad\\_config\\_t](#) config, [sc\\_pad\\_iso\\_t](#) iso, [uint32\\_t](#) ctrl, [sc\\_pad\\_wakeup\\_t](#) wakeup)  
*This function configures a pad.*
- [sc\\_err\\_t sc\\_pad\\_get\\_all](#) (sc\_ipc\_t ipc, [sc\\_pad\\_t](#) pad, [uint8\\_t](#) \*mux, [sc\\_pad\\_config\\_t](#) \*config, [sc\\_pad\\_iso\\_t](#) \*iso, [uint32\\_t](#) \*ctrl, [sc\\_pad\\_wakeup\\_t](#) \*wakeup)  
*This function gets a pad's config.*

### SoC Specific Functions

- [sc\\_err\\_t sc\\_pad\\_set](#) (sc\_ipc\_t ipc, [sc\\_pad\\_t](#) pad, [uint32\\_t](#) val)  
*This function configures the settings for a pad.*
- [sc\\_err\\_t sc\\_pad\\_get](#) (sc\_ipc\_t ipc, [sc\\_pad\\_t](#) pad, [uint32\\_t](#) \*val)  
*This function gets the settings for a pad.*

### Technology Specific Functions

- [sc\\_err\\_t sc\\_pad\\_set\\_gp\\_28fdsoi](#) (sc\_ipc\_t ipc, [sc\\_pad\\_t](#) pad, [sc\\_pad\\_28fdsoi\\_dse\\_t](#) dse, [sc\\_pad\\_28fdsoi\\_←\\_ps\\_t](#) ps)  
*This function configures the pad control specific to 28FDSOI.*
- [sc\\_err\\_t sc\\_pad\\_get\\_gp\\_28fdsoi](#) (sc\_ipc\_t ipc, [sc\\_pad\\_t](#) pad, [sc\\_pad\\_28fdsoi\\_dse\\_t](#) \*dse, [sc\\_pad\\_28fdsoi\\_←\\_ps\\_t](#) \*ps)  
*This function gets the pad control specific to 28FDSOI.*
- [sc\\_err\\_t sc\\_pad\\_set\\_gp\\_28fdsoi\\_hsic](#) (sc\_ipc\_t ipc, [sc\\_pad\\_t](#) pad, [sc\\_pad\\_28fdsoi\\_dse\\_t](#) dse, [sc\\_bool\\_t](#) hys, [sc\\_pad\\_28fdsoi\\_pus\\_t](#) pus, [sc\\_bool\\_t](#) pke, [sc\\_bool\\_t](#) pue)  
*This function configures the pad control specific to 28FDSOI.*
- [sc\\_err\\_t sc\\_pad\\_get\\_gp\\_28fdsoi\\_hsic](#) (sc\_ipc\_t ipc, [sc\\_pad\\_t](#) pad, [sc\\_pad\\_28fdsoi\\_dse\\_t](#) \*dse, [sc\\_bool\\_t](#) ←\_hys, [sc\\_pad\\_28fdsoi\\_pus\\_t](#) \*pus, [sc\\_bool\\_t](#) \*pke, [sc\\_bool\\_t](#) \*pue)  
*This function gets the pad control specific to 28FDSOI.*
- [sc\\_err\\_t sc\\_pad\\_set\\_gp\\_28fdsoi\\_comp](#) (sc\_ipc\_t ipc, [sc\\_pad\\_t](#) pad, [uint8\\_t](#) compen, [sc\\_bool\\_t](#) fastfrz, [uint8\\_t](#) ←\_rasrcp, [uint8\\_t](#) rasrcn, [sc\\_bool\\_t](#) nasrc\_sel, [sc\\_bool\\_t](#) psw\_ovr)  
*This function configures the compensation control specific to 28FDSOI.*
- [sc\\_err\\_t sc\\_pad\\_get\\_gp\\_28fdsoi\\_comp](#) (sc\_ipc\_t ipc, [sc\\_pad\\_t](#) pad, [uint8\\_t](#) \*compen, [sc\\_bool\\_t](#) \*fastfrz, [uint8\\_t](#) \*rasrcp, [uint8\\_t](#) \*rasrcn, [sc\\_bool\\_t](#) \*nasrc\_sel, [sc\\_bool\\_t](#) \*compok, [uint8\\_t](#) \*nasrc, [sc\\_bool\\_t](#) \*psw\_←\_ovr)  
*This function gets the compensation control specific to 28FDSOI.*

### 14.5.1 Detailed Description

Header file containing the public API for the System Controller (SC) Pad Control (PAD) function.

## 14.6 platform/svc/pm/api.h File Reference

Header file containing the public API for the System Controller (SC) Power Management (PM) function.

### Macros

#### Defines for type widths

- #define `SC_PM_POWER_MODE_W` 2U  
*Width of `sc_pm_power_mode_t`.*
- #define `SC_PM_CLOCK_MODE_W` 3U  
*Width of `sc_pm_clock_mode_t`.*
- #define `SC_PM_RESET_TYPE_W` 2U  
*Width of `sc_pm_reset_type_t`.*
- #define `SC_PM_RESET_REASON_W` 4U  
*Width of `sc_pm_reset_reason_t`.*

#### Defines for ALL parameters

- #define `SC_PM_CLK_ALL` ((`sc_pm_clk_t`) UINT8\_MAX)  
*All clocks.*

#### Defines for `sc_pm_power_mode_t`

- #define `SC_PM_PW_MODE_OFF` 0U  
*Power off.*
- #define `SC_PM_PW_MODE_STBY` 1U  
*Power in standby.*
- #define `SC_PM_PW_MODE_LP` 2U  
*Power in low-power.*
- #define `SC_PM_PW_MODE_ON` 3U  
*Power on.*

#### Defines for `sc_pm_clk_t`

- #define `SC_PM_CLK_SLV_BUS` 0U  
*Slave bus clock.*
- #define `SC_PM_CLK_MST_BUS` 1U  
*Master bus clock.*
- #define `SC_PM_CLK_PER` 2U  
*Peripheral clock.*
- #define `SC_PM_CLK_PHY` 3U  
*Phy clock.*
- #define `SC_PM_CLK_MISC` 4U

- *Misc clock.*
- #define SC\_PM\_CLK\_MISC0 0U
- *Misc 0 clock.*
- #define SC\_PM\_CLK\_MISC1 1U
- *Misc 1 clock.*
- #define SC\_PM\_CLK\_MISC2 2U
- *Misc 2 clock.*
- #define SC\_PM\_CLK\_MISC3 3U
- *Misc 3 clock.*
- #define SC\_PM\_CLK\_MISC4 4U
- *Misc 4 clock.*
- #define SC\_PM\_CLK\_CPU 2U
- *CPU clock.*
- #define SC\_PM\_CLK\_PLL 4U
- *PLL.*
- #define SC\_PM\_CLK\_BYPASS 4U
- *Bypass clock.*

#### Defines for `sc_pm_clk_mode_t`

- #define SC\_PM\_CLK\_MODE\_ROM\_INIT 0U
- *Clock is initialized by ROM.*
- #define SC\_PM\_CLK\_MODE\_OFF 1U
- *Clock is disabled.*
- #define SC\_PM\_CLK\_MODE\_ON 2U
- *Clock is enabled.*
- #define SC\_PM\_CLK\_MODE\_AUTOGATE\_SW 3U
- *Clock is in SW autogate mode.*
- #define SC\_PM\_CLK\_MODE\_AUTOGATE\_HW 4U
- *Clock is in HW autogate mode.*
- #define SC\_PM\_CLK\_MODE\_AUTOGATE\_SW\_HW 5U
- *Clock is in SW-HW autogate mode.*

#### Defines for `sc_pm_clk_parent_t`

- #define SC\_PM\_PARENT\_XTAL 0U
- *Parent is XTAL.*
- #define SC\_PM\_PARENT\_PLL0 1U
- *Parent is PLL0.*
- #define SC\_PM\_PARENT\_PLL1 2U
- *Parent is PLL1 or PLL0/2.*
- #define SC\_PM\_PARENT\_PLL2 3U
- *Parent in PLL2 or PLL0/4.*
- #define SC\_PM\_PARENT\_BYPS 4U
- *Parent is a bypass clock.*

#### Defines for `sc_pm_reset_type_t`

- #define SC\_PM\_RESET\_TYPE\_COLD 0U
- *Cold reset.*
- #define SC\_PM\_RESET\_TYPE\_WARM 1U
- *Warm reset.*
- #define SC\_PM\_RESET\_TYPE\_BOARD 2U

*Board reset.*

#### Defines for `sc_pm_reset_reason_t`

- #define `SC_PM_RESET_REASON_POR` 0U  
*Power on reset.*
- #define `SC_PM_RESET_REASON_JTAG` 1U  
*JTAG reset.*
- #define `SC_PM_RESET_REASON_SW` 2U  
*Software reset.*
- #define `SC_PM_RESET_REASON_WDOG` 3U  
*Partition watchdog reset.*
- #define `SC_PM_RESET_REASON_LOCKUP` 4U  
*SCU lockup reset.*
- #define `SC_PM_RESET_REASON_SNVS` 5U  
*SNVS reset.*
- #define `SC_PM_RESET_REASON_TEMP` 6U  
*Temp panic reset.*
- #define `SC_PM_RESET_REASON_MSI` 7U  
*MSI reset.*
- #define `SC_PM_RESET_REASON_UECC` 8U  
*ECC reset.*
- #define `SC_PM_RESET_REASON_SCFW_WDOG` 9U  
*SCFW watchdog reset.*
- #define `SC_PM_RESET_REASON_ROM_WDOG` 10U  
*SCU ROM watchdog reset.*
- #define `SC_PM_RESET_REASON_SECO` 11U  
*SECO reset.*
- #define `SC_PM_RESET_REASON_SCFW_FAULT` 12U  
*SCFW fault reset.*

#### Defines for `sc_pm_sys_if_t`

- #define `SC_PM_SYS_IF_INTERCONNECT` 0U  
*System interconnect.*
- #define `SC_PM_SYS_IF_MU` 1U  
*AP -> SCU message units.*
- #define `SC_PM_SYS_IF_OCMEM` 2U  
*On-chip memory (ROM/OCRAM)*
- #define `SC_PM_SYS_IF_DDR` 3U  
*DDR memory.*

#### Defines for `sc_pm_wake_src_t`

- #define `SC_PM_WAKE_SRC_NONE` 0U  
*No wake source, used for self-kill.*
- #define `SC_PM_WAKE_SRC_SCU` 1U  
*Wakeup from SCU to resume CPU (IRQSTEER & GIC powered down)*
- #define `SC_PM_WAKE_SRC_IRQSTEER` 2U  
*Wakeup from IRQSTEER to resume CPU (GIC powered down)*
- #define `SC_PM_WAKE_SRC_IRQSTEER_GIC` 3U  
*Wakeup from IRQSTEER+GIC to wake CPU (GIC clock gated)*
- #define `SC_PM_WAKE_SRC_GIC` 4U  
*Wakeup from GIC to wake CPU.*

## Typedefs

- typedef [uint8\\_t sc\\_pm\\_power\\_mode\\_t](#)  
*This type is used to declare a power mode.*
- typedef [uint8\\_t sc\\_pm\\_clk\\_t](#)  
*This type is used to declare a clock.*
- typedef [uint8\\_t sc\\_pm\\_clk\\_mode\\_t](#)  
*This type is used to declare a clock mode.*
- typedef [uint8\\_t sc\\_pm\\_clk\\_parent\\_t](#)  
*This type is used to declare the clock parent.*
- typedef [uint32\\_t sc\\_pm\\_clock\\_rate\\_t](#)  
*This type is used to declare clock rates.*
- typedef [uint8\\_t sc\\_pm\\_reset\\_type\\_t](#)  
*This type is used to declare a desired reset type.*
- typedef [uint8\\_t sc\\_pm\\_reset\\_reason\\_t](#)  
*This type is used to declare a reason for a reset.*
- typedef [uint8\\_t sc\\_pm\\_sys\\_if\\_t](#)  
*This type is used to specify a system-level interface to be power managed.*
- typedef [uint8\\_t sc\\_pm\\_wake\\_src\\_t](#)  
*This type is used to specify a wake source for CPU resources.*

## Functions

### Power Functions

- [sc\\_err\\_t sc\\_pm\\_set\\_sys\\_power\\_mode](#) (sc\_ipc\_t ipc, [sc\\_pm\\_power\\_mode\\_t](#) mode)  
*This function sets the system power mode.*
- [sc\\_err\\_t sc\\_pm\\_set\\_partition\\_power\\_mode](#) (sc\_ipc\_t ipc, [sc\\_rm\\_pt\\_t](#) pt, [sc\\_pm\\_power\\_mode\\_t](#) mode)  
*This function sets the power mode of a partition.*
- [sc\\_err\\_t sc\\_pm\\_get\\_sys\\_power\\_mode](#) (sc\_ipc\_t ipc, [sc\\_rm\\_pt\\_t](#) pt, [sc\\_pm\\_power\\_mode\\_t](#) \*mode)  
*This function gets the power mode of a partition.*
- [sc\\_err\\_t sc\\_pm\\_set\\_resource\\_power\\_mode](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_pm\\_power\\_mode\\_t](#) mode)  
*This function sets the power mode of a resource.*
- [sc\\_err\\_t sc\\_pm\\_set\\_resource\\_power\\_mode\\_all](#) (sc\_ipc\_t ipc, [sc\\_rm\\_pt\\_t](#) pt, [sc\\_pm\\_power\\_mode\\_t](#) mode, [sc\\_rsrc\\_t](#) exclude)  
*This function sets the power mode for all the resources owned by a child partition.*
- [sc\\_err\\_t sc\\_pm\\_get\\_resource\\_power\\_mode](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_pm\\_power\\_mode\\_t](#) \*mode)  
*This function gets the power mode of a resource.*
- [sc\\_err\\_t sc\\_pm\\_req\\_low\\_power\\_mode](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_pm\\_power\\_mode\\_t](#) mode)  
*This function requests the low power mode some of the resources can enter based on their state.*
- [sc\\_err\\_t sc\\_pm\\_req\\_cpu\\_low\\_power\\_mode](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_pm\\_power\\_mode\\_t](#) mode, [sc\\_pm\\_wake\\_src\\_t](#) wake\_src)  
*This function requests low-power mode entry for CPU/cluster resources.*
- [sc\\_err\\_t sc\\_pm\\_set\\_cpu\\_resume\\_addr](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_faddr\\_t](#) address)  
*This function is used to set the resume address of a CPU.*
- [sc\\_err\\_t sc\\_pm\\_set\\_cpu\\_resume](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_bool\\_t](#) isPrimary, [sc\\_faddr\\_t](#) address)  
*This function is used to set parameters for CPU resume from low-power mode.*
- [sc\\_err\\_t sc\\_pm\\_req\\_sys\\_if\\_power\\_mode](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_pm\\_sys\\_if\\_t](#) sys\_if, [sc\\_pm\\_↔power\\_mode\\_t](#) hpm, [sc\\_pm\\_power\\_mode\\_t](#) lpm)  
*This function requests the power mode configuration for system-level interfaces including messaging units, interconnect, and memories.*



### Clock/PLL Functions

- `sc_err_t sc_pm_set_clock_rate` (`sc_ipc_t ipc`, `sc_rsrc_t resource`, `sc_pm_clk_t clk`, `sc_pm_clock_rate_t *rate`)  
*This function sets the rate of a resource's clock/PLL.*
- `sc_err_t sc_pm_get_clock_rate` (`sc_ipc_t ipc`, `sc_rsrc_t resource`, `sc_pm_clk_t clk`, `sc_pm_clock_rate_t *rate`)  
*This function gets the rate of a resource's clock/PLL.*
- `sc_err_t sc_pm_clock_enable` (`sc_ipc_t ipc`, `sc_rsrc_t resource`, `sc_pm_clk_t clk`, `sc_bool_t enable`, `sc_bool_t autog`)  
*This function enables/disables a resource's clock.*
- `sc_err_t sc_pm_set_clock_parent` (`sc_ipc_t ipc`, `sc_rsrc_t resource`, `sc_pm_clk_t clk`, `sc_pm_clk_parent_t *parent`)  
*This function sets the parent of a resource's clock.*
- `sc_err_t sc_pm_get_clock_parent` (`sc_ipc_t ipc`, `sc_rsrc_t resource`, `sc_pm_clk_t clk`, `sc_pm_clk_parent_t *parent`)  
*This function gets the parent of a resource's clock.*

### Reset Functions

- `sc_err_t sc_pm_reset` (`sc_ipc_t ipc`, `sc_pm_reset_type_t type`)  
*This function is used to reset the system.*
- `sc_err_t sc_pm_reset_reason` (`sc_ipc_t ipc`, `sc_pm_reset_reason_t *reason`)  
*This function gets a caller's reset reason.*
- `sc_err_t sc_pm_get_reset_part` (`sc_ipc_t ipc`, `sc_rm_pt_t *pt`)  
*This function gets the partition that caused a reset.*
- `sc_err_t sc_pm_boot` (`sc_ipc_t ipc`, `sc_rm_pt_t pt`, `sc_rsrc_t resource_cpu`, `sc_faddr_t boot_addr`, `sc_rsrc_t resource_mu`, `sc_rsrc_t resource_dev`)  
*This function is used to boot a partition.*
- `sc_err_t sc_pm_set_boot_parm` (`sc_ipc_t ipc`, `sc_rsrc_t resource_cpu`, `sc_faddr_t boot_addr`, `sc_rsrc_t resource_mu`, `sc_rsrc_t resource_dev`)  
*This function is used to change the boot parameters for a partition.*
- `void sc_pm_reboot` (`sc_ipc_t ipc`, `sc_pm_reset_type_t type`)  
*This function is used to reboot the caller's partition.*
- `sc_err_t sc_pm_reboot_partition` (`sc_ipc_t ipc`, `sc_rm_pt_t pt`, `sc_pm_reset_type_t type`)  
*This function is used to reboot a partition.*
- `sc_err_t sc_pm_reboot_continue` (`sc_ipc_t ipc`, `sc_rm_pt_t pt`)  
*This function is used to continue the reboot a partition.*
- `sc_err_t sc_pm_cpu_start` (`sc_ipc_t ipc`, `sc_rsrc_t resource`, `sc_bool_t enable`, `sc_faddr_t address`)  
*This function is used to start/stop a CPU.*
- `void sc_pm_cpu_reset` (`sc_ipc_t ipc`, `sc_rsrc_t resource`, `sc_faddr_t address`)  
*This function is used to reset a CPU.*
- `sc_bool_t sc_pm_is_partition_started` (`sc_ipc_t ipc`, `sc_rm_pt_t pt`)  
*This function returns a bool indicating if a partition was started.*

#### 14.6.1 Detailed Description

Header file containing the public API for the System Controller (SC) Power Management (PM) function.

This includes functions for power state control, clock control, reset control, and wake-up event control.

## 14.7 platform/svc/rm/api.h File Reference

Header file containing the public API for the System Controller (SC) Resource Management (RM) function.

## Macros

### Defines for type widths

- #define `SC_RM_PARTITION_W` 5U  
*Width of `sc_rm_pt_t`.*
- #define `SC_RM_MEMREG_W` 6U  
*Width of `sc_rm_mr_t`.*
- #define `SC_RM_DID_W` 4U  
*Width of `sc_rm_did_t`.*
- #define `SC_RM_SID_W` 6U  
*Width of `sc_rm_sid_t`.*
- #define `SC_RM_SPA_W` 2U  
*Width of `sc_rm_spa_t`.*
- #define `SC_RM_PERM_W` 3U  
*Width of `sc_rm_perm_t`.*

### Defines for ALL parameters

- #define `SC_RM_PT_ALL` ((`sc_rm_pt_t`) UINT8\_MAX)  
*All partitions.*
- #define `SC_RM_MR_ALL` ((`sc_rm_mr_t`) UINT8\_MAX)  
*All memory regions.*

### Defines for `sc_rm_spa_t`

- #define `SC_RM_SPA_PASSTHRU` 0U  
*Pass through (attribute driven by master)*
- #define `SC_RM_SPA_PASSSID` 1U  
*Pass through and output on SID.*
- #define `SC_RM_SPA_ASSERT` 2U  
*Assert (force to be secure/privileged)*
- #define `SC_RM_SPA_NEGATE` 3U  
*Negate (force to be non-secure/user)*

### Defines for `sc_rm_perm_t`

- #define `SC_RM_PERM_NONE` 0U  
*No access.*
- #define `SC_RM_PERM_SEC_R` 1U  
*Secure RO.*
- #define `SC_RM_PERM_SECPRIV_RW` 2U  
*Secure privilege R/W.*
- #define `SC_RM_PERM_SEC_RW` 3U  
*Secure R/W.*
- #define `SC_RM_PERM_NS_PRIV_R` 4U  
*Secure R/W, non-secure privilege RO.*
- #define `SC_RM_PERM_NS_R` 5U  
*Secure R/W, non-secure RO.*
- #define `SC_RM_PERM_NS_PRIV_RW` 6U  
*Secure R/W, non-secure privilege R/W.*
- #define `SC_RM_PERM_FULL` 7U  
*Full access.*

## Typedefs

- typedef [uint8\\_t sc\\_rm\\_pt\\_t](#)  
*This type is used to declare a resource partition.*
- typedef [uint8\\_t sc\\_rm\\_mr\\_t](#)  
*This type is used to declare a memory region.*
- typedef [uint8\\_t sc\\_rm\\_did\\_t](#)  
*This type is used to declare a resource domain ID used by the isolation HW.*
- typedef [uint16\\_t sc\\_rm\\_sid\\_t](#)  
*This type is used to declare an SMMU StreamID.*
- typedef [uint8\\_t sc\\_rm\\_spa\\_t](#)  
*This type is used to declare master transaction attributes.*
- typedef [uint8\\_t sc\\_rm\\_perm\\_t](#)  
*This type is used to declare a resource/memory region access permission.*

## Functions

### Partition Functions

- [sc\\_err\\_t sc\\_rm\\_partition\\_alloc](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_rm\\_pt\\_t](#) \*pt, [sc\\_bool\\_t](#) secure, [sc\\_bool\\_t](#) isolated, [sc\\_bool\\_t](#) restricted, [sc\\_bool\\_t](#) grant, [sc\\_bool\\_t](#) coherent)  
*This function requests that the SC create a new resource partition.*
- [sc\\_err\\_t sc\\_rm\\_set\\_confidential](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_rm\\_pt\\_t](#) pt, [sc\\_bool\\_t](#) retro)  
*This function makes a partition confidential.*
- [sc\\_err\\_t sc\\_rm\\_partition\\_free](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_rm\\_pt\\_t](#) pt)  
*This function frees a partition and assigns all resources to the caller.*
- [sc\\_rm\\_did\\_t sc\\_rm\\_get\\_did](#) ([sc\\_ipc\\_t](#) ipc)  
*This function returns the DID of a partition.*
- [sc\\_err\\_t sc\\_rm\\_partition\\_static](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_rm\\_pt\\_t](#) pt, [sc\\_rm\\_did\\_t](#) did)  
*This function forces a partition to use a specific static DID.*
- [sc\\_err\\_t sc\\_rm\\_partition\\_lock](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_rm\\_pt\\_t](#) pt)  
*This function locks a partition.*
- [sc\\_err\\_t sc\\_rm\\_get\\_partition](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_rm\\_pt\\_t](#) \*pt)  
*This function gets the partition handle of the caller.*
- [sc\\_err\\_t sc\\_rm\\_set\\_parent](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_rm\\_pt\\_t](#) pt, [sc\\_rm\\_pt\\_t](#) pt\_parent)  
*This function sets a new parent for a partition.*
- [sc\\_err\\_t sc\\_rm\\_move\\_all](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_rm\\_pt\\_t](#) pt\_src, [sc\\_rm\\_pt\\_t](#) pt\_dst, [sc\\_bool\\_t](#) move\_rsrc, [sc\\_bool\\_t](#) move\_pads)  
*This function moves all movable resources/pads owned by a source partition to a destination partition.*

### Resource Functions

- [sc\\_err\\_t sc\\_rm\\_assign\\_resource](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_rm\\_pt\\_t](#) pt, [sc\\_rsrc\\_t](#) resource)  
*This function assigns ownership of a resource to a partition.*
- [sc\\_err\\_t sc\\_rm\\_set\\_resource\\_movable](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_rsrc\\_t](#) resource\_fst, [sc\\_rsrc\\_t](#) resource\_lst, [sc\\_bool\\_t](#) movable)  
*This function flags resources as movable or not.*
- [sc\\_err\\_t sc\\_rm\\_set\\_subsys\\_rsrc\\_movable](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_bool\\_t](#) movable)  
*This function flags all of a subsystem's resources as movable or not.*
- [sc\\_err\\_t sc\\_rm\\_set\\_master\\_attributes](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_rm\\_spa\\_t](#) sa, [sc\\_rm\\_spa\\_t](#) pa, [sc\\_bool\\_t](#) smmu\_bypass)

- This function sets attributes for a resource which is a bus master (i.e.*

  - `sc_err_t sc_rm_set_master_sid` (`sc_ipc_t ipc`, `sc_rsrc_t resource`, `sc_rm_sid_t sid`)

*This function sets the StreamID for a resource which is a bus master (i.e.*

  - `sc_err_t sc_rm_set_peripheral_permissions` (`sc_ipc_t ipc`, `sc_rsrc_t resource`, `sc_rm_pt_t pt`, `sc_rm_perm_t perm`)

*This function sets access permissions for a peripheral resource.*

  - `sc_bool_t sc_rm_is_resource_owned` (`sc_ipc_t ipc`, `sc_rsrc_t resource`)

*This function gets ownership status of a resource.*

  - `sc_err_t sc_rm_get_resource_owner` (`sc_ipc_t ipc`, `sc_rsrc_t resource`, `sc_rm_pt_t *pt`)

*This function is used to get the owner of a resource.*

  - `sc_bool_t sc_rm_is_resource_master` (`sc_ipc_t ipc`, `sc_rsrc_t resource`)

*This function is used to test if a resource is a bus master.*

  - `sc_bool_t sc_rm_is_resource_peripheral` (`sc_ipc_t ipc`, `sc_rsrc_t resource`)

*This function is used to test if a resource is a peripheral.*

  - `sc_err_t sc_rm_get_resource_info` (`sc_ipc_t ipc`, `sc_rsrc_t resource`, `sc_rm_sid_t *sid`)

*This function is used to obtain info about a resource.*

## Memory Region Functions

- `sc_err_t sc_rm_memreg_alloc` (`sc_ipc_t ipc`, `sc_rm_mr_t *mr`, `sc_faddr_t addr_start`, `sc_faddr_t addr_end`)

*This function requests that the SC create a new memory region.*

  - `sc_err_t sc_rm_memreg_split` (`sc_ipc_t ipc`, `sc_rm_mr_t mr`, `sc_rm_mr_t *mr_ret`, `sc_faddr_t addr_start`, `sc_faddr_t addr_end`)

*This function requests that the SC split a memory region.*

  - `sc_err_t sc_rm_memreg_frag` (`sc_ipc_t ipc`, `sc_rm_mr_t *mr_ret`, `sc_faddr_t addr_start`, `sc_faddr_t addr_end`)

*This function requests that the SC fragment a memory region.*

  - `sc_err_t sc_rm_memreg_free` (`sc_ipc_t ipc`, `sc_rm_mr_t mr`)

*This function frees a memory region.*

  - `sc_err_t sc_rm_find_memreg` (`sc_ipc_t ipc`, `sc_rm_mr_t *mr`, `sc_faddr_t addr_start`, `sc_faddr_t addr_end`)

*Internal SC function to find a memory region.*

  - `sc_err_t sc_rm_assign_memreg` (`sc_ipc_t ipc`, `sc_rm_pt_t pt`, `sc_rm_mr_t mr`)

*This function assigns ownership of a memory region.*

  - `sc_err_t sc_rm_set_memreg_permissions` (`sc_ipc_t ipc`, `sc_rm_mr_t mr`, `sc_rm_pt_t pt`, `sc_rm_perm_t perm`)

*This function sets access permissions for a memory region.*

  - `sc_bool_t sc_rm_is_memreg_owned` (`sc_ipc_t ipc`, `sc_rm_mr_t mr`)

*This function gets ownership status of a memory region.*

  - `sc_err_t sc_rm_get_memreg_info` (`sc_ipc_t ipc`, `sc_rm_mr_t mr`, `sc_faddr_t *addr_start`, `sc_faddr_t *addr_end`)

*This function is used to obtain info about a memory region.*

## Pad Functions

- `sc_err_t sc_rm_assign_pad` (`sc_ipc_t ipc`, `sc_rm_pt_t pt`, `sc_pad_t pad`)

*This function assigns ownership of a pad to a partition.*

  - `sc_err_t sc_rm_set_pad_movable` (`sc_ipc_t ipc`, `sc_pad_t pad_fst`, `sc_pad_t pad_lst`, `sc_bool_t movable`)

*This function flags pads as movable or not.*

  - `sc_bool_t sc_rm_is_pad_owned` (`sc_ipc_t ipc`, `sc_pad_t pad`)

*This function gets ownership status of a pad.*

## Debug Functions

- `void sc_rm_dump` (`sc_ipc_t ipc`)

*This function dumps the RM state for debug.*

### 14.7.1 Detailed Description

Header file containing the public API for the System Controller (SC) Resource Management (RM) function.

This includes functions for partitioning resources, pads, and memory regions.

## 14.8 platform/svc/seco/api.h File Reference

Header file containing the public API for the System Controller (SC) Security (SECO) function.

### Macros

#### Defines for `sc_seco_auth_cmd_t`

- #define `SC_SECO_AUTH_CONTAINER` 0U  
*Authenticate container.*
- #define `SC_SECO_VERIFY_IMAGE` 1U  
*Verify image.*
- #define `SC_SECO_REL_CONTAINER` 2U  
*Release container.*
- #define `SC_SECO_AUTH_SECO_FW` 3U  
*SECO Firmware.*
- #define `SC_SECO_AUTH_HDMI_TX_FW` 4U  
*HDMI TX Firmware.*
- #define `SC_SECO_AUTH_HDMI_RX_FW` 5U  
*HDMI RX Firmware.*

### Typedefs

- typedef `uint8_t sc_seco_auth_cmd_t`  
*This type is used to issue SECO authenticate commands.*

### Functions

#### Image Functions

- `sc_err_t sc_seco_image_load` (`sc_ipc_t ipc`, `sc_faddr_t addr_src`, `sc_faddr_t addr_dst`, `uint32_t len`, `sc_bool_t fw`)  
*This function loads a SECO image.*
- `sc_err_t sc_seco_authenticate` (`sc_ipc_t ipc`, `sc_seco_auth_cmd_t cmd`, `sc_faddr_t addr`)  
*This function is used to authenticate a SECO image or command.*

#### Lifecycle Functions

- `sc_err_t sc_seco_forward_lifecycle` (`sc_ipc_t ipc`, `uint32_t change`)  
*This function updates the lifecycle of the device.*
- `sc_err_t sc_seco_return_lifecycle` (`sc_ipc_t ipc`, `sc_faddr_t addr`)

*This function updates the lifecycle to one of the return lifecycles.*

- [sc\\_err\\_t sc\\_seco\\_commit](#) (sc\_ipc\_t ipc, [uint32\\_t](#) \*info)

*This function is used to commit into the fuses any new SRK revocation and FW version information that have been found in the primary and secondary containers.*

### Attestation Functions

- [sc\\_err\\_t sc\\_seco\\_attest\\_mode](#) (sc\_ipc\_t ipc, [uint32\\_t](#) mode)

*This function is used to set the attestation mode.*

- [sc\\_err\\_t sc\\_seco\\_attest](#) (sc\_ipc\_t ipc, [uint64\\_t](#) nonce)

*This function is used to request attestation.*

- [sc\\_err\\_t sc\\_seco\\_get\\_attest\\_pkey](#) (sc\_ipc\_t ipc, [sc\\_faddr\\_t](#) addr)

*This function is used to retrieve the attestation public key.*

- [sc\\_err\\_t sc\\_seco\\_get\\_attest\\_sign](#) (sc\_ipc\_t ipc, [sc\\_faddr\\_t](#) addr)

*This function is used to retrieve attestation signature and parameters.*

- [sc\\_err\\_t sc\\_seco\\_attest\\_verify](#) (sc\_ipc\_t ipc, [sc\\_faddr\\_t](#) addr)

*This function is used to verify attestation.*

### Key Functions

- [sc\\_err\\_t sc\\_seco\\_gen\\_key\\_blob](#) (sc\_ipc\_t ipc, [uint32\\_t](#) id, [sc\\_faddr\\_t](#) load\_addr, [sc\\_faddr\\_t](#) export\_addr, [uint16\\_t](#) max\_size)

*This function is used to generate a SECO key blob.*

- [sc\\_err\\_t sc\\_seco\\_load\\_key](#) (sc\_ipc\_t ipc, [uint32\\_t](#) id, [sc\\_faddr\\_t](#) addr)

*This function is used to load a SECO key.*

### Manufacturing Protection Functions

- [sc\\_err\\_t sc\\_seco\\_get\\_mp\\_key](#) (sc\_ipc\_t ipc, [sc\\_faddr\\_t](#) dst\_addr, [uint16\\_t](#) dst\_size)

*This function is used to get the manufacturing protection public key.*

- [sc\\_err\\_t sc\\_seco\\_update\\_mpmr](#) (sc\_ipc\_t ipc, [sc\\_faddr\\_t](#) addr, [uint8\\_t](#) size, [uint8\\_t](#) lock)

*This function is used to update the manufacturing protection message register.*

- [sc\\_err\\_t sc\\_seco\\_get\\_mp\\_sign](#) (sc\_ipc\_t ipc, [sc\\_faddr\\_t](#) msg\_addr, [uint16\\_t](#) msg\_size, [sc\\_faddr\\_t](#) dst\_addr, [uint16\\_t](#) dst\_size)

*This function is used to get the manufacturing protection signature.*

### Debug Functions

- void [sc\\_seco\\_build\\_info](#) (sc\_ipc\_t ipc, [uint32\\_t](#) \*version, [uint32\\_t](#) \*commit)

*This function is used to return the SECO FW build info.*

- [sc\\_err\\_t sc\\_seco\\_chip\\_info](#) (sc\_ipc\_t ipc, [uint16\\_t](#) \*lc, [uint16\\_t](#) \*monotonic, [uint32\\_t](#) \*uid\_l, [uint32\\_t](#) \*uid\_h)

*This function is used to return SECO chip info.*

- [sc\\_err\\_t sc\\_seco\\_enable\\_debug](#) (sc\_ipc\_t ipc, [sc\\_faddr\\_t](#) addr)

*This function securely enables debug.*

- [sc\\_err\\_t sc\\_seco\\_get\\_event](#) (sc\_ipc\_t ipc, [uint8\\_t](#) idx, [uint32\\_t](#) \*event)

*This function is used to return an event from the SECO error log.*

### Miscellaneous Functions

- [sc\\_err\\_t sc\\_seco\\_fuse\\_write](#) (sc\_ipc\_t ipc, [sc\\_faddr\\_t](#) addr)

*This function securely writes a group of fuse words.*

- [sc\\_err\\_t sc\\_seco\\_patch](#) (sc\_ipc\_t ipc, [sc\\_faddr\\_t](#) addr)

*This function applies a patch.*

### 14.8.1 Detailed Description

Header file containing the public API for the System Controller (SC) Security (SECO) function.

## 14.9 platform/svc/timer/api.h File Reference

Header file containing the public API for the System Controller (SC) Timer function.

### Macros

#### Defines for type widths

- #define `SC_TIMER_ACTION_W` 3U  
*Width of `sc_timer_wdog_action_t`.*

#### Defines for `sc_timer_wdog_action_t`

- #define `SC_TIMER_WDOG_ACTION_PARTITION` 0U  
*Reset partition.*
- #define `SC_TIMER_WDOG_ACTION_WARM` 1U  
*Warm reset system.*
- #define `SC_TIMER_WDOG_ACTION_COLD` 2U  
*Cold reset system.*
- #define `SC_TIMER_WDOG_ACTION_BOARD` 3U  
*Reset board.*
- #define `SC_TIMER_WDOG_ACTION_IRQ` 4U  
*Only generate IRQs.*

### Typedefs

- typedef `uint8_t sc_timer_wdog_action_t`  
*This type is used to configure the watchdog action.*
- typedef `uint32_t sc_timer_wdog_time_t`  
*This type is used to declare a watchdog time value in milliseconds.*

## Functions

### Wathdog Functions

- [sc\\_err\\_t sc\\_timer\\_set\\_wdog\\_timeout](#) (sc\_ipc\_t ipc, [sc\\_timer\\_wdog\\_time\\_t](#) timeout)  
*This function sets the watchdog timeout in milliseconds.*
- [sc\\_err\\_t sc\\_timer\\_set\\_wdog\\_pre\\_timeout](#) (sc\_ipc\_t ipc, [sc\\_timer\\_wdog\\_time\\_t](#) pre\_timeout)  
*This function sets the watchdog pre-timeout in milliseconds.*
- [sc\\_err\\_t sc\\_timer\\_start\\_wdog](#) (sc\_ipc\_t ipc, [sc\\_bool\\_t](#) lock)  
*This function starts the watchdog.*
- [sc\\_err\\_t sc\\_timer\\_stop\\_wdog](#) (sc\_ipc\_t ipc)  
*This function stops the watchdog if it is not locked.*
- [sc\\_err\\_t sc\\_timer\\_ping\\_wdog](#) (sc\_ipc\_t ipc)  
*This function pings (services, kicks) the watchdog resetting the time before expiration back to the timeout.*
- [sc\\_err\\_t sc\\_timer\\_get\\_wdog\\_status](#) (sc\_ipc\_t ipc, [sc\\_timer\\_wdog\\_time\\_t](#) \*timeout, [sc\\_timer\\_wdog\\_time\\_t](#) \*max\_timeout, [sc\\_timer\\_wdog\\_time\\_t](#) \*remaining\_time)  
*This function gets the status of the watchdog.*
- [sc\\_err\\_t sc\\_timer\\_pt\\_get\\_wdog\\_status](#) (sc\_ipc\_t ipc, [sc\\_rm\\_pt\\_t](#) pt, [sc\\_bool\\_t](#) \*enb, [sc\\_timer\\_wdog\\_time\\_t](#) \*timeout, [sc\\_timer\\_wdog\\_time\\_t](#) \*remaining\_time)  
*This function gets the status of the watchdog of a partition.*
- [sc\\_err\\_t sc\\_timer\\_set\\_wdog\\_action](#) (sc\_ipc\_t ipc, [sc\\_rm\\_pt\\_t](#) pt, [sc\\_timer\\_wdog\\_action\\_t](#) action)  
*This function configures the action to be taken when a watchdog expires.*

### Real-Time Clock (RTC) Functions

- [sc\\_err\\_t sc\\_timer\\_set\\_rtc\\_time](#) (sc\_ipc\_t ipc, [uint16\\_t](#) year, [uint8\\_t](#) mon, [uint8\\_t](#) day, [uint8\\_t](#) hour, [uint8\\_t](#) min, [uint8\\_t](#) sec)  
*This function sets the RTC time.*
- [sc\\_err\\_t sc\\_timer\\_get\\_rtc\\_time](#) (sc\_ipc\_t ipc, [uint16\\_t](#) \*year, [uint8\\_t](#) \*mon, [uint8\\_t](#) \*day, [uint8\\_t](#) \*hour, [uint8\\_t](#) \*min, [uint8\\_t](#) \*sec)  
*This function gets the RTC time.*
- [sc\\_err\\_t sc\\_timer\\_get\\_rtc\\_sec1970](#) (sc\_ipc\_t ipc, [uint32\\_t](#) \*sec)  
*This function gets the RTC time in seconds since 1/1/1970.*
- [sc\\_err\\_t sc\\_timer\\_set\\_rtc\\_alarm](#) (sc\_ipc\_t ipc, [uint16\\_t](#) year, [uint8\\_t](#) mon, [uint8\\_t](#) day, [uint8\\_t](#) hour, [uint8\\_t](#) min, [uint8\\_t](#) sec)  
*This function sets the RTC alarm.*
- [sc\\_err\\_t sc\\_timer\\_set\\_rtc\\_periodic\\_alarm](#) (sc\_ipc\_t ipc, [uint32\\_t](#) sec)  
*This function sets the RTC alarm (periodic mode).*
- [sc\\_err\\_t sc\\_timer\\_cancel\\_rtc\\_alarm](#) (sc\_ipc\_t ipc)  
*This function cancels the RTC alarm.*
- [sc\\_err\\_t sc\\_timer\\_set\\_rtc\\_calb](#) (sc\_ipc\_t ipc, [int8\\_t](#) count)  
*This function sets the RTC calibration value.*

### System Counter (SYSCTR) Functions

- [sc\\_err\\_t sc\\_timer\\_set\\_sysctr\\_alarm](#) (sc\_ipc\_t ipc, [uint64\\_t](#) ticks)  
*This function sets the SYSCTR alarm.*
- [sc\\_err\\_t sc\\_timer\\_set\\_sysctr\\_periodic\\_alarm](#) (sc\_ipc\_t ipc, [uint64\\_t](#) ticks)  
*This function sets the SYSCTR alarm (periodic mode).*
- [sc\\_err\\_t sc\\_timer\\_cancel\\_sysctr\\_alarm](#) (sc\_ipc\_t ipc)  
*This function cancels the SYSCTR alarm.*

## 14.9.1 Detailed Description

Header file containing the public API for the System Controller (SC) Timer function.



# Index

- (SVC) Interrupt Service, 91
  - sc\_irq\_enable, 94
  - sc\_irq\_status, 94
- (SVC) Miscellaneous Service, 96
  - sc\_misc\_api\_ver, 103
  - sc\_misc\_board\_ioctl, 109
  - sc\_misc\_boot\_done, 105
  - sc\_misc\_boot\_status, 104
  - sc\_misc\_build\_info, 103
  - sc\_misc\_debug\_out, 102
  - sc\_misc\_get\_boot\_dev, 107
  - sc\_misc\_get\_boot\_type, 108
  - sc\_misc\_get\_button\_status, 108
  - sc\_misc\_get\_control, 99
  - sc\_misc\_get\_temp, 107
  - sc\_misc\_otp\_fuse\_read, 105
  - sc\_misc\_otp\_fuse\_write, 106
  - sc\_misc\_rompatch\_checksum, 108
  - sc\_misc\_seco\_attest, 102
  - sc\_misc\_seco\_attest\_mode, 102
  - sc\_misc\_seco\_attest\_verify, 102
  - sc\_misc\_seco\_authenticate, 101
  - sc\_misc\_seco\_build\_info, 102
  - sc\_misc\_seco\_chip\_info, 102
  - sc\_misc\_seco\_commit, 102
  - sc\_misc\_seco\_enable\_debug, 101
  - sc\_misc\_seco\_forward\_lifecycle, 101
  - sc\_misc\_seco\_fuse\_write, 101
  - sc\_misc\_seco\_get\_attest\_pkey, 102
  - sc\_misc\_seco\_get\_attest\_sign, 102
  - sc\_misc\_seco\_image\_load, 101
  - sc\_misc\_seco\_return\_lifecycle, 101
  - sc\_misc\_set\_ari, 104
  - sc\_misc\_set\_control, 99
  - sc\_misc\_set\_dma\_group, 100
  - sc\_misc\_set\_max\_dma\_group, 100
  - sc\_misc\_set\_temp, 106
  - sc\_misc\_unique\_id, 104
  - sc\_misc\_waveform\_capture, 103
- (SVC) Pad Service, 110
  - sc\_pad\_28fdsoi\_dse\_t, 114
  - sc\_pad\_28fdsoi\_ps\_t, 114
  - sc\_pad\_28fdsoi\_pus\_t, 114
  - sc\_pad\_config\_t, 114
  - sc\_pad\_get, 120
  - sc\_pad\_get\_all, 119
  - sc\_pad\_get\_gp, 116
  - sc\_pad\_get\_gp\_28fdsoi, 121
  - sc\_pad\_get\_gp\_28fdsoi\_comp, 124
  - sc\_pad\_get\_gp\_28fdsoi\_hsic, 122
  - sc\_pad\_get\_mux, 115
  - sc\_pad\_get\_wakeup, 117
  - sc\_pad\_iso\_t, 114
  - sc\_pad\_set, 120
  - sc\_pad\_set\_all, 117
  - sc\_pad\_set\_gp, 115
  - sc\_pad\_set\_gp\_28fdsoi, 121
  - sc\_pad\_set\_gp\_28fdsoi\_comp, 123
  - sc\_pad\_set\_gp\_28fdsoi\_hsic, 122
  - sc\_pad\_set\_mux, 114
  - sc\_pad\_set\_wakeup, 116
- (SVC) Power Management Service, 125
  - SC\_PM\_CLK\_MODE\_ON, 131
  - SC\_PM\_CLK\_MODE\_ROM\_INIT, 131
  - SC\_PM\_PARENT\_BYPS, 131
  - SC\_PM\_PARENT\_XTAL, 131
  - sc\_pm\_boot, 141
  - sc\_pm\_clock\_enable, 138
  - sc\_pm\_cpu\_reset, 144
  - sc\_pm\_cpu\_start, 143
  - sc\_pm\_get\_clock\_parent, 139
  - sc\_pm\_get\_clock\_rate, 137
  - sc\_pm\_get\_reset\_part, 140
  - sc\_pm\_get\_resource\_power\_mode, 134
  - sc\_pm\_get\_sys\_power\_mode, 132
  - sc\_pm\_is\_partition\_started, 144
  - sc\_pm\_power\_mode\_t, 131
  - sc\_pm\_reboot, 142
  - sc\_pm\_reboot\_continue, 143
  - sc\_pm\_reboot\_partition, 142
  - sc\_pm\_req\_cpu\_low\_power\_mode, 135
  - sc\_pm\_req\_low\_power\_mode, 134
  - sc\_pm\_req\_sys\_if\_power\_mode, 136
  - sc\_pm\_reset, 139
  - sc\_pm\_reset\_reason, 140
  - sc\_pm\_set\_boot\_parm, 141
  - sc\_pm\_set\_clock\_parent, 138
  - sc\_pm\_set\_clock\_rate, 137
  - sc\_pm\_set\_cpu\_resume, 136
  - sc\_pm\_set\_cpu\_resume\_addr, 135

- sc\_pm\_set\_partition\_power\_mode, 132
- sc\_pm\_set\_resource\_power\_mode, 133
- sc\_pm\_set\_resource\_power\_mode\_all, 133
- sc\_pm\_set\_sys\_power\_mode, 131
- (SVC) Resource Management Service, 146
  - sc\_rm\_assign\_memreg, 163
  - sc\_rm\_assign\_pad, 165
  - sc\_rm\_assign\_resource, 154
  - sc\_rm\_dump, 167
  - sc\_rm\_find\_memreg, 162
  - sc\_rm\_get\_did, 151
  - sc\_rm\_get\_memreg\_info, 165
  - sc\_rm\_get\_partition, 153
  - sc\_rm\_get\_resource\_info, 160
  - sc\_rm\_get\_resource\_owner, 158
  - sc\_rm\_is\_memreg\_owned, 164
  - sc\_rm\_is\_pad\_owned, 166
  - sc\_rm\_is\_resource\_master, 159
  - sc\_rm\_is\_resource\_owned, 158
  - sc\_rm\_is\_resource\_peripheral, 159
  - sc\_rm\_memreg\_alloc, 160
  - sc\_rm\_memreg\_frag, 161
  - sc\_rm\_memreg\_free, 162
  - sc\_rm\_memreg\_split, 161
  - sc\_rm\_move\_all, 154
  - sc\_rm\_partition\_alloc, 149
  - sc\_rm\_partition\_free, 151
  - sc\_rm\_partition\_lock, 152
  - sc\_rm\_partition\_static, 152
  - sc\_rm\_perm\_t, 149
  - sc\_rm\_set\_confidential, 150
  - sc\_rm\_set\_master\_attributes, 156
  - sc\_rm\_set\_master\_sid, 157
  - sc\_rm\_set\_memreg\_permissions, 164
  - sc\_rm\_set\_pad\_movable, 166
  - sc\_rm\_set\_parent, 153
  - sc\_rm\_set\_peripheral\_permissions, 157
  - sc\_rm\_set\_resource\_movable, 155
  - sc\_rm\_set\_subsys\_rsrc\_movable, 155
- (SVC) Security Service, 168
  - sc\_seco\_attest, 174
  - sc\_seco\_attest\_mode, 173
  - sc\_seco\_attest\_verify, 176
  - sc\_seco\_authenticate, 170
  - sc\_seco\_build\_info, 180
  - sc\_seco\_chip\_info, 180
  - sc\_seco\_commit, 173
  - sc\_seco\_enable\_debug, 181
  - sc\_seco\_forward\_lifecycle, 171
  - sc\_seco\_fuse\_write, 181
  - sc\_seco\_gen\_key\_blob, 177
  - sc\_seco\_get\_attest\_pkey, 174
  - sc\_seco\_get\_attest\_sign, 176
  - sc\_seco\_get\_event, 181
  - sc\_seco\_get\_mp\_key, 178
  - sc\_seco\_get\_mp\_sign, 179
  - sc\_seco\_image\_load, 170
  - sc\_seco\_load\_key, 178
  - sc\_seco\_patch, 182
  - sc\_seco\_return\_lifecycle, 171
  - sc\_seco\_update\_mpmr, 179
- (SVC) Timer Service, 183
  - sc\_timer\_cancel\_rtc\_alarm, 191
  - sc\_timer\_cancel\_sysctr\_alarm, 192
  - sc\_timer\_get\_rtc\_sec1970, 189
  - sc\_timer\_get\_rtc\_time, 189
  - sc\_timer\_get\_wdog\_status, 186
  - sc\_timer\_ping\_wdog, 186
  - sc\_timer\_pt\_get\_wdog\_status, 186
  - sc\_timer\_set\_rtc\_alarm, 190
  - sc\_timer\_set\_rtc\_calb, 191
  - sc\_timer\_set\_rtc\_periodic\_alarm, 190
  - sc\_timer\_set\_rtc\_time, 187
  - sc\_timer\_set\_sysctr\_alarm, 192
  - sc\_timer\_set\_sysctr\_periodic\_alarm, 192
  - sc\_timer\_set\_wdog\_action, 187
  - sc\_timer\_set\_wdog\_pre\_timeout, 185
  - sc\_timer\_set\_wdog\_timeout, 184
  - sc\_timer\_start\_wdog, 185
  - sc\_timer\_stop\_wdog, 185
- ipc.h
  - sc\_ipc\_close, 196
  - sc\_ipc\_open, 195
  - sc\_ipc\_read, 196
  - sc\_ipc\_write, 196
- platform/main/ipc.h, 195
- platform/main/types.h, 196
- platform/svc/irq/api.h, 214
- platform/svc/misc/api.h, 216
- platform/svc/pad/api.h, 219
- platform/svc/pm/api.h, 223
- platform/svc/rm/api.h, 227
- platform/svc/seco/api.h, 231
- platform/svc/timer/api.h, 233
- SC\_PM\_CLK\_MODE\_ON
  - (SVC) Power Management Service, 131
- SC\_PM\_CLK\_MODE\_ROM\_INIT
  - (SVC) Power Management Service, 131
- SC\_PM\_PARENT\_BYPS
  - (SVC) Power Management Service, 131
- SC\_PM\_PARENT\_XTAL
  - (SVC) Power Management Service, 131
- SC\_R\_NONE
  - types.h, 213
- sc\_ipc\_close
  - ipc.h, 196

- sc\_ipc\_open
  - ipc.h, [195](#)
- sc\_ipc\_read
  - ipc.h, [196](#)
- sc\_ipc\_write
  - ipc.h, [196](#)
- sc\_irq\_enable
  - (SVC) Interrupt Service, [94](#)
- sc\_irq\_status
  - (SVC) Interrupt Service, [94](#)
- sc\_misc\_api\_ver
  - (SVC) Miscellaneous Service, [103](#)
- sc\_misc\_board\_ioctl
  - (SVC) Miscellaneous Service, [109](#)
- sc\_misc\_boot\_done
  - (SVC) Miscellaneous Service, [105](#)
- sc\_misc\_boot\_status
  - (SVC) Miscellaneous Service, [104](#)
- sc\_misc\_build\_info
  - (SVC) Miscellaneous Service, [103](#)
- sc\_misc\_debug\_out
  - (SVC) Miscellaneous Service, [102](#)
- sc\_misc\_get\_boot\_dev
  - (SVC) Miscellaneous Service, [107](#)
- sc\_misc\_get\_boot\_type
  - (SVC) Miscellaneous Service, [108](#)
- sc\_misc\_get\_button\_status
  - (SVC) Miscellaneous Service, [108](#)
- sc\_misc\_get\_control
  - (SVC) Miscellaneous Service, [99](#)
- sc\_misc\_get\_temp
  - (SVC) Miscellaneous Service, [107](#)
- sc\_misc\_otp\_fuse\_read
  - (SVC) Miscellaneous Service, [105](#)
- sc\_misc\_otp\_fuse\_write
  - (SVC) Miscellaneous Service, [106](#)
- sc\_misc\_rompatch\_checksum
  - (SVC) Miscellaneous Service, [108](#)
- sc\_misc\_seco\_attest
  - (SVC) Miscellaneous Service, [102](#)
- sc\_misc\_seco\_attest\_mode
  - (SVC) Miscellaneous Service, [102](#)
- sc\_misc\_seco\_attest\_verify
  - (SVC) Miscellaneous Service, [102](#)
- sc\_misc\_seco\_authenticate
  - (SVC) Miscellaneous Service, [101](#)
- sc\_misc\_seco\_build\_info
  - (SVC) Miscellaneous Service, [102](#)
- sc\_misc\_seco\_chip\_info
  - (SVC) Miscellaneous Service, [102](#)
- sc\_misc\_seco\_commit
  - (SVC) Miscellaneous Service, [102](#)
- sc\_misc\_seco\_enable\_debug
  - (SVC) Miscellaneous Service, [101](#)
- sc\_misc\_seco\_forward\_lifecycle
  - (SVC) Miscellaneous Service, [101](#)
- sc\_misc\_seco\_fuse\_write
  - (SVC) Miscellaneous Service, [101](#)
- sc\_misc\_seco\_get\_attest\_pkey
  - (SVC) Miscellaneous Service, [102](#)
- sc\_misc\_seco\_get\_attest\_sign
  - (SVC) Miscellaneous Service, [102](#)
- sc\_misc\_seco\_image\_load
  - (SVC) Miscellaneous Service, [101](#)
- sc\_misc\_seco\_return\_lifecycle
  - (SVC) Miscellaneous Service, [101](#)
- sc\_misc\_set\_ari
  - (SVC) Miscellaneous Service, [104](#)
- sc\_misc\_set\_control
  - (SVC) Miscellaneous Service, [99](#)
- sc\_misc\_set\_dma\_group
  - (SVC) Miscellaneous Service, [100](#)
- sc\_misc\_set\_max\_dma\_group
  - (SVC) Miscellaneous Service, [100](#)
- sc\_misc\_set\_temp
  - (SVC) Miscellaneous Service, [106](#)
- sc\_misc\_unique\_id
  - (SVC) Miscellaneous Service, [104](#)
- sc\_misc\_waveform\_capture
  - (SVC) Miscellaneous Service, [103](#)
- sc\_pad\_28fdsoi\_dse\_t
  - (SVC) Pad Service, [114](#)
- sc\_pad\_28fdsoi\_ps\_t
  - (SVC) Pad Service, [114](#)
- sc\_pad\_28fdsoi\_pus\_t
  - (SVC) Pad Service, [114](#)
- sc\_pad\_config\_t
  - (SVC) Pad Service, [114](#)
- sc\_pad\_get
  - (SVC) Pad Service, [120](#)
- sc\_pad\_get\_all
  - (SVC) Pad Service, [119](#)
- sc\_pad\_get\_gp
  - (SVC) Pad Service, [116](#)
- sc\_pad\_get\_gp\_28fdsoi
  - (SVC) Pad Service, [121](#)
- sc\_pad\_get\_gp\_28fdsoi\_comp
  - (SVC) Pad Service, [124](#)
- sc\_pad\_get\_gp\_28fdsoi\_hsic
  - (SVC) Pad Service, [122](#)
- sc\_pad\_get\_mux
  - (SVC) Pad Service, [115](#)
- sc\_pad\_get\_wakeup
  - (SVC) Pad Service, [117](#)
- sc\_pad\_iso\_t
  - (SVC) Pad Service, [114](#)
- sc\_pad\_set
  - (SVC) Pad Service, [120](#)

- sc\_pad\_set\_all  
(SVC) Pad Service, [117](#)
- sc\_pad\_set\_gp  
(SVC) Pad Service, [115](#)
- sc\_pad\_set\_gp\_28fdsoi  
(SVC) Pad Service, [121](#)
- sc\_pad\_set\_gp\_28fdsoi\_comp  
(SVC) Pad Service, [123](#)
- sc\_pad\_set\_gp\_28fdsoi\_hsic  
(SVC) Pad Service, [122](#)
- sc\_pad\_set\_mux  
(SVC) Pad Service, [114](#)
- sc\_pad\_set\_wakeup  
(SVC) Pad Service, [116](#)
- sc\_pad\_t  
types.h, [213](#)
- sc\_pm\_boot  
(SVC) Power Management Service, [141](#)
- sc\_pm\_clock\_enable  
(SVC) Power Management Service, [138](#)
- sc\_pm\_cpu\_reset  
(SVC) Power Management Service, [144](#)
- sc\_pm\_cpu\_start  
(SVC) Power Management Service, [143](#)
- sc\_pm\_get\_clock\_parent  
(SVC) Power Management Service, [139](#)
- sc\_pm\_get\_clock\_rate  
(SVC) Power Management Service, [137](#)
- sc\_pm\_get\_reset\_part  
(SVC) Power Management Service, [140](#)
- sc\_pm\_get\_resource\_power\_mode  
(SVC) Power Management Service, [134](#)
- sc\_pm\_get\_sys\_power\_mode  
(SVC) Power Management Service, [132](#)
- sc\_pm\_is\_partition\_started  
(SVC) Power Management Service, [144](#)
- sc\_pm\_power\_mode\_t  
(SVC) Power Management Service, [131](#)
- sc\_pm\_reboot  
(SVC) Power Management Service, [142](#)
- sc\_pm\_reboot\_continue  
(SVC) Power Management Service, [143](#)
- sc\_pm\_reboot\_partition  
(SVC) Power Management Service, [142](#)
- sc\_pm\_req\_cpu\_low\_power\_mode  
(SVC) Power Management Service, [135](#)
- sc\_pm\_req\_low\_power\_mode  
(SVC) Power Management Service, [134](#)
- sc\_pm\_req\_sys\_if\_power\_mode  
(SVC) Power Management Service, [136](#)
- sc\_pm\_reset  
(SVC) Power Management Service, [139](#)
- sc\_pm\_reset\_reason  
(SVC) Power Management Service, [140](#)
- sc\_pm\_set\_boot\_parm  
(SVC) Power Management Service, [141](#)
- sc\_pm\_set\_clock\_parent  
(SVC) Power Management Service, [138](#)
- sc\_pm\_set\_clock\_rate  
(SVC) Power Management Service, [137](#)
- sc\_pm\_set\_cpu\_resume  
(SVC) Power Management Service, [136](#)
- sc\_pm\_set\_cpu\_resume\_addr  
(SVC) Power Management Service, [135](#)
- sc\_pm\_set\_partition\_power\_mode  
(SVC) Power Management Service, [132](#)
- sc\_pm\_set\_resource\_power\_mode  
(SVC) Power Management Service, [133](#)
- sc\_pm\_set\_resource\_power\_mode\_all  
(SVC) Power Management Service, [133](#)
- sc\_pm\_set\_sys\_power\_mode  
(SVC) Power Management Service, [131](#)
- sc\_rm\_assign\_memreg  
(SVC) Resource Management Service, [163](#)
- sc\_rm\_assign\_pad  
(SVC) Resource Management Service, [165](#)
- sc\_rm\_assign\_resource  
(SVC) Resource Management Service, [154](#)
- sc\_rm\_dump  
(SVC) Resource Management Service, [167](#)
- sc\_rm\_find\_memreg  
(SVC) Resource Management Service, [162](#)
- sc\_rm\_get\_did  
(SVC) Resource Management Service, [151](#)
- sc\_rm\_get\_memreg\_info  
(SVC) Resource Management Service, [165](#)
- sc\_rm\_get\_partition  
(SVC) Resource Management Service, [153](#)
- sc\_rm\_get\_resource\_info  
(SVC) Resource Management Service, [160](#)
- sc\_rm\_get\_resource\_owner  
(SVC) Resource Management Service, [158](#)
- sc\_rm\_is\_memreg\_owned  
(SVC) Resource Management Service, [164](#)
- sc\_rm\_is\_pad\_owned  
(SVC) Resource Management Service, [166](#)
- sc\_rm\_is\_resource\_master  
(SVC) Resource Management Service, [159](#)
- sc\_rm\_is\_resource\_owned  
(SVC) Resource Management Service, [158](#)
- sc\_rm\_is\_resource\_peripheral  
(SVC) Resource Management Service, [159](#)
- sc\_rm\_memreg\_alloc  
(SVC) Resource Management Service, [160](#)
- sc\_rm\_memreg\_frag  
(SVC) Resource Management Service, [161](#)
- sc\_rm\_memreg\_free  
(SVC) Resource Management Service, [162](#)

- sc\_rm\_memreg\_split
  - (SVC) Resource Management Service, [161](#)
- sc\_rm\_move\_all
  - (SVC) Resource Management Service, [154](#)
- sc\_rm\_partition\_alloc
  - (SVC) Resource Management Service, [149](#)
- sc\_rm\_partition\_free
  - (SVC) Resource Management Service, [151](#)
- sc\_rm\_partition\_lock
  - (SVC) Resource Management Service, [152](#)
- sc\_rm\_partition\_static
  - (SVC) Resource Management Service, [152](#)
- sc\_rm\_perm\_t
  - (SVC) Resource Management Service, [149](#)
- sc\_rm\_set\_confidential
  - (SVC) Resource Management Service, [150](#)
- sc\_rm\_set\_master\_attributes
  - (SVC) Resource Management Service, [156](#)
- sc\_rm\_set\_master\_sid
  - (SVC) Resource Management Service, [157](#)
- sc\_rm\_set\_memreg\_permissions
  - (SVC) Resource Management Service, [164](#)
- sc\_rm\_set\_pad\_movable
  - (SVC) Resource Management Service, [166](#)
- sc\_rm\_set\_parent
  - (SVC) Resource Management Service, [153](#)
- sc\_rm\_set\_peripheral\_permissions
  - (SVC) Resource Management Service, [157](#)
- sc\_rm\_set\_resource\_movable
  - (SVC) Resource Management Service, [155](#)
- sc\_rm\_set\_subsys\_rsrc\_movable
  - (SVC) Resource Management Service, [155](#)
- sc\_rsrc\_t
  - types.h, [213](#)
- sc\_seco\_attest
  - (SVC) Security Service, [174](#)
- sc\_seco\_attest\_mode
  - (SVC) Security Service, [173](#)
- sc\_seco\_attest\_verify
  - (SVC) Security Service, [176](#)
- sc\_seco\_authenticate
  - (SVC) Security Service, [170](#)
- sc\_seco\_build\_info
  - (SVC) Security Service, [180](#)
- sc\_seco\_chip\_info
  - (SVC) Security Service, [180](#)
- sc\_seco\_commit
  - (SVC) Security Service, [173](#)
- sc\_seco\_enable\_debug
  - (SVC) Security Service, [181](#)
- sc\_seco\_forward\_lifecycle
  - (SVC) Security Service, [171](#)
- sc\_seco\_fuse\_write
  - (SVC) Security Service, [181](#)
- sc\_seco\_gen\_key\_blob
  - (SVC) Security Service, [177](#)
- sc\_seco\_get\_attest\_pkey
  - (SVC) Security Service, [174](#)
- sc\_seco\_get\_attest\_sign
  - (SVC) Security Service, [176](#)
- sc\_seco\_get\_event
  - (SVC) Security Service, [181](#)
- sc\_seco\_get\_mp\_key
  - (SVC) Security Service, [178](#)
- sc\_seco\_get\_mp\_sign
  - (SVC) Security Service, [179](#)
- sc\_seco\_image\_load
  - (SVC) Security Service, [170](#)
- sc\_seco\_load\_key
  - (SVC) Security Service, [178](#)
- sc\_seco\_patch
  - (SVC) Security Service, [182](#)
- sc\_seco\_return\_lifecycle
  - (SVC) Security Service, [171](#)
- sc\_seco\_update\_mpmr
  - (SVC) Security Service, [179](#)
- sc\_timer\_cancel\_rtc\_alarm
  - (SVC) Timer Service, [191](#)
- sc\_timer\_cancel\_sysctr\_alarm
  - (SVC) Timer Service, [192](#)
- sc\_timer\_get\_rtc\_sec1970
  - (SVC) Timer Service, [189](#)
- sc\_timer\_get\_rtc\_time
  - (SVC) Timer Service, [189](#)
- sc\_timer\_get\_wdog\_status
  - (SVC) Timer Service, [186](#)
- sc\_timer\_ping\_wdog
  - (SVC) Timer Service, [186](#)
- sc\_timer\_pt\_get\_wdog\_status
  - (SVC) Timer Service, [186](#)
- sc\_timer\_set\_rtc\_alarm
  - (SVC) Timer Service, [190](#)
- sc\_timer\_set\_rtc\_calb
  - (SVC) Timer Service, [191](#)
- sc\_timer\_set\_rtc\_periodic\_alarm
  - (SVC) Timer Service, [190](#)
- sc\_timer\_set\_rtc\_time
  - (SVC) Timer Service, [187](#)
- sc\_timer\_set\_sysctr\_alarm
  - (SVC) Timer Service, [192](#)
- sc\_timer\_set\_sysctr\_periodic\_alarm
  - (SVC) Timer Service, [192](#)
- sc\_timer\_set\_wdog\_action
  - (SVC) Timer Service, [187](#)
- sc\_timer\_set\_wdog\_pre\_timeout
  - (SVC) Timer Service, [185](#)
- sc\_timer\_set\_wdog\_timeout
  - (SVC) Timer Service, [184](#)

sc\_timer\_start\_wdog  
(SVC) Timer Service, [185](#)

sc\_timer\_stop\_wdog  
(SVC) Timer Service, [185](#)

types.h

SC\_R\_NONE, [213](#)

sc\_pad\_t, [213](#)

sc\_rsrc\_t, [213](#)