






SYS PMIC








i.MX8M Mini LPDDR4 EVK Power Sequence

| SEQ | PWR/Signal | REG | MIN | TYP | MAX | Max Current(mA) |
|-----|------------------|-------------|----------------|---------------|---------------|-----------------|
| 1 | NVCC_SNV5_1V8 | LDO1 | 1.62 | 1.8 | 1.98 | 10 |
| 2 | VDD_SNV5_0V8 | LDO2 | 0.76 | 0.8 | 0.9 | 10 |
| 3 | RTC_RESET_B | RTC_RESET_B | -- | -- | -- | -- |
| 4 | CLK_32K_OUT | RTC_CLK | -- | -- | -- | -- |
| 5 | VDD_SOC_0V8 | BUCK1 | 0.78/0.805 | 0.82/0.85 | 0.9 | 3000 |
| 6 | VDD_DRAM&PU_0V9 | BUCK3 | 0.805/0.855 | 0.85/0.95 | 0.9/1.0 | 3000 |
| 6 | VDD_PHY_0V9 | LDO4 | 0.855 | 0.9 | 1.0 | 200 |
| 7 | VDD_ARM_0V9 | BUCK2 | 0.805/0.9/0.95 | 0.85/0.95/1.0 | 0.95/1.0/1.05 | 3000 |
| 7 | VDDA_1V8 | LDO3 | 1.71 | 1.8 | 1.89 | 300 |
| 8 | VDD_1V8/NVCC_1V8 | BUCK5 | 1.65 | 1.8 | 1.95 | 2000 |
| 9 | NVCC_DRAM_1V1 | BUCK6 | 1.06 | 1.1 | 1.14 | 2000 |
| 10 | VDD_3V3/NVCC_3V3 | BUCK4 | 3 | 3.3 | 3.6 | 3000 |
| 10 | NVCC_SD2 | LDO5 | 3.0/1.65 | 3.3/1.8 | 3.6/1.95 | 150 |
| 11 | VDD_PHY_1V2 | LDO LD39015 | 1.14 | 1.2 | 1.26 | 150 |
| 12 | POR_B | POR_B | -- | -- | -- | -- |



Note:

1. WDOG_B is used as Cold Reset, external pull up is needed. On EVK, R106 is not necessary, since WDOG_B/GPIO1_I002 of CPU has internal pull up.
2. PMIC_nINT is ppen drain output, external pull up is needed. On EVK, R61 is not necessary, since PMIC_nINT/GPIO1_I003 of CPU has internal pull up.





B2B Connector for CPU Board



Storage eMMC




i.MX8M Mini PHYs










i.MX8M Mini MISC

JTAG Debug









i.MX8M Mini IO Interface



DDR4 2GB

Power supply voltage ramp:
RESET_n is held LOW.
VPP should be powered up before VDD/VDDQ




Data Bus

Command/Address


| Pin Name | LPDDR4 | DDR4 |
|-------------|----------|-------------------|
| DRAM_D050_P | D050_L A | D05L_L A |
| DRAM_D050_N | D050_C A | D05L_C A |
| DRAM_DM0 | DM0_A | DM0L_A / DBIL_n,A |
| DRAM_D000 | D00_A | D00L_A |
| DRAM_D001 | D01_A | D01L_A |
| DRAM_D002 | D02_A | D02L_A |
| DRAM_D003 | D03_A | D03L_A |
| DRAM_D004 | D04_A | D04L_A |
| DRAM_D005 | D05_A | D05L_A |
| DRAM_D006 | D06_A | D06L_A |
| DRAM_D007 | D07_A | D07L_A |
| DRAM_D051_P | D051_L A | D05L_L A |
| DRAM_D051_N | D051_C A | D05L_C A |
| DRAM_DM1 | DM1_A | DM1L_A / DBIL_n,A |
| DRAM_D008 | D008_A | D008L_A |
| DRAM_D009 | D009_A | D009L_A |
| DRAM_D010 | D010_A | D010L_A |
| DRAM_D011 | D011_A | D011L_A |
| DRAM_D012 | D012_A | D012L_A |
| DRAM_D013 | D013_A | D013L_A |
| DRAM_D014 | D014_A | D014L_A |
| DRAM_D015 | D015_A | D015L_A |
| DRAM_D052_P | D050_L B | D05L_L B |
| DRAM_D052_N | D050_C B | D05L_C B |
| DRAM_DM2 | DM2_A | DM2L_A / DBIL_n,B |
| DRAM_D016 | D016_A | D016L_A |
| DRAM_D017 | D017_A | D017L_A |
| DRAM_D018 | D018_A | D018L_A |
| DRAM_D019 | D019_A | D019L_A |
| DRAM_D020 | D020_A | D020L_A |
| DRAM_D021 | D021_A | D021L_A |
| DRAM_D022 | D022_A | D022L_A |
| DRAM_D023 | D023_A | D023L_A |
| DRAM_D053_P | D051_L B | D05L_L B |
| DRAM_D053_N | D051_C B | D05L_C B |
| DRAM_DM3 | DM3_A | DM3L_A / DBIL_n,B |
| DRAM_D024 | D024_A | D024L_A |
| DRAM_D025 | D025_A | D025L_A |
| DRAM_D026 | D026_A | D026L_A |
| DRAM_D027 | D027_A | D027L_A |
| DRAM_D028 | D028_A | D028L_A |
| DRAM_D029 | D029_A | D029L_A |
| DRAM_D030 | D030_A | D030L_A |
| DRAM_D031 | D031_B | D031L_B |

| Pin Name | LPDDR4 | DDR4 |
|--------------|---------|------------------|
| DRAM_RESET_N | RESET_N | RESET_n |
| DRAM_ALERT_N | MTEST1 | ALERT_n / MTEST1 |
| DRAM_A000 | CKE0_A | CKE0 |
| DRAM_A001 | CKE1_A | CKE1 |
| DRAM_A002 | CS0_A | CS0_n |
| DRAM_A003 | CK_L A | BG0 |
| DRAM_A004 | CK_C A | CK_C_n |
| DRAM_A005 | ACT_n | ACT_n |
| DRAM_A006 | / | A19 |
| DRAM_A007 | CA0_A | A12 |
| DRAM_A008 | CA1_A | A7 |
| DRAM_A009 | CA2_A | A4 |
| DRAM_A010 | CA3_A | A6 |
| DRAM_A011 | CA4_A | A5 |
| DRAM_A012 | CA5_A | A4 |
| DRAM_A013 | CA5_A | A4 |
| DRAM_A014 | / | A3 |
| DRAM_A015 | / | CK_L A |
| DRAM_A016 | / | CK_C A |
| DRAM_A017 | / | MTEST |
| DRAM_A018 | MTEST | CK_L B |
| DRAM_A019 | CK_C B | CK_C_B |
| DRAM_A020 | CKE1_B | CKE1_B |
| DRAM_A021 | CS1_B | / |
| DRAM_A022 | CS0_B | A2 |
| DRAM_A023 | CK_L B | A1 |
| DRAM_A024 | CK_C B | BA1 |
| DRAM_A025 | PARITY | A13 |
| DRAM_A026 | / | CA0_B |
| DRAM_A027 | / | CA1_B |
| DRAM_A028 | CA0_B | CA1_B |
| DRAM_A029 | CA1_B | CA2_B |
| DRAM_A030 | CA2_B | CA0 |
| DRAM_A031 | CA3_B | CA2_B |
| DRAM_A032 | CA4_B | CAS_n / A15 |
| DRAM_A033 | CAS_B | WE_n / A14 |
| DRAM_A034 | / | RAS_n / A16 |
| DRAM_A035 | / | ODT0 |
| DRAM_A036 | / | ODT1 |
| DRAM_A037 | / | CS1_n |
| DRAM_A038 | / | ZQ |
| DRAM_A039 | / | VREF |


i.MX8M Mini PWR



8MMINID4-SOM PWR TREE



8MMINID4-SOM Block Diagram



8MMINID4-CPU

(i.MX8M Mini Reference Board)

Table of Content

| | |
|----------------|----------------|
| Page 1 | Cover |
| Page 2 | Block Diagram |
| Page 3 | PWR TREE |
| Page 4 | CPU PWR |
| Page 5 | DDR4 |
| Page 6 | CPU IO |
| Page 7 | CPU PHY |
| Page 8 | CPU MISC |
| Page 9 | NAND |
| Page 10 | WIFI/BT Module |
| Page 11 | BOOT CFG |
| Page 12 | PMIC |
| Page 13 | SOM Interface |

1. Interrupted lines coded with the same letter or letter combinations are electrically connected.
2. Device type number is for reference only. The number varies with the manufacturer.
3. Special signal usage:
 _B Denotes - Active-Low Signal
 <> or [] Denotes - Vectored Signals
4. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.

Preliminary - Subject to Change without Notice!

This board was designed for maximum flexibility in software development and demonstrates multiple functions possible with i.MX processors. Although best design practices have been applied, some areas may not be suitable for a mass-production design.

NXP CONFIDENTIAL AND PROPRIETARY

Revision History

| Rev. Code | Date | By | Description |
|-----------|------------|--------|---|
| A | 2018-07-27 | Joshua | Initial version |
| B | 2018-11-02 | Joshua | <ol style="list-style-type: none"> 1. Change WIFI/BT module to LBEE5HY1MW (CYW43455 based) 2. Add R134, R135 for BOOT_MODE3 option to TESTMODE for compatible design with i.MX8M Nano; 3. Change J4_Pin56 from GND to TESTMODE(BOOT_MODE3) for compatible design with i.MX8M Nano; 4. Remove R62, R107, R128 to simplify the optional design; 5. Remove C7 for NVCC_3V3; 6. Update the symbol of i.MX8M Mini: <ul style="list-style-type: none"> > Correct naming for AB13 from PVCC0_1V8 to PVCC0_1P8; > Correct power domain for B27, C26 from NVCC_CLK to VDD_24M_XTAL_1P8; > Correct power domain for J23, J24 from VDDA_1P8 to VDD_ANA1_1P8; > Correct power domain for A22, B22, F22, A23, B23, F23 to VDD_USB_3P3; > Correct power domain for D22, E19, D23, E22 to VDD_USB_1P8, and also adjust the pin locations. |
| | | | |
| | | | |


Boot Mode and CFG Switch

i.MX8M Mini ROM Fuse


| Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|---|---|---|---|--|---|---|-------------|
| 0x470[15:8] | BOOT_CFG[15] | BOOT_CFG[14] | BOOT_CFG[13] | BOOT_CFG[12] | BOOT_CFG[11] | BOOT_CFG[10] | BOOT_CFG[9] | BOOT_CFG[8] |
| 0x470[15:8] | Infinite-Loop (Debug USE only) 0 - Disable 1 - Enable | 001 - SD/eSD | Port Select: 00 - uSDHC1 01 - uSDHC2 10 - uSDHC3 | | Power Cycle Enable: '0' - No power cycle '1' - Enabled via | | SD Loopback Clock Source Sel (for SDR104 and SDR104 only) '0' - through SD pad '1' - direct | |
| 0x470[15:8] | | 010 - MMC/eMMC | Pages In Block: 00 - 128 01 - 64 10 - 32 11 - 256 | | Nand_Row_address_bytes: 00 - 3 01 - 2 10 - 4 11 - 5 | | | |
| 0x470[15:8] | | 011 - NAND | Flash Auto Probe | | FLASH_TYPE 000-Device supports 3B read by default 001-Device supports 4B read by default 010-HyperFlash 1V8 011-HyperFlash 3V3 100-MXIC Octal DDR | | | |
| 0x470[15:8] | | 100 - QSPI | Port Select: 000 - eCSPI1 001 - eCSPI2 010 - eCSPI3 | | SPI Addressing: 0 - 3-bytes (24-bit) 1 - 2-bytes (16-bit) | | | |
| 0x470[15:8] | | 110 - SPI NOR | Others - Reserved for future use | | | | | |
| 0x470[15:8] | | Others - Reserved for future use | | | | | | |
| | BOOT_CFG[7] | BOOT_CFG[6] | BOOT_CFG[5] | BOOT_CFG[4] | BOOT_CFG[3] | BOOT_CFG[2] | BOOT_CFG[1] | BOOT_CFG[0] |
| SD/eSD | 0x470[7:0] | Reserved | Reserved | Bus Width: 0 - 1-bit 1 - 4-bit | Speed 000 - Normal/SDR12 001 - High/SDR25 010 - SDR50 011 - SDR104 101 - Reserved for DDR50 Others - Reserved | Reserved | | Reserved |
| MMC/eMMC | 0x470[7:0] | Fast Boot: 0 - Regular 1 - Fast Boot | Bus Width: 000 - 1-bit 001 - 4-bit 010 - 8-bit 101 - 4-bit DDR (MMC 4.4) 110 - 8-bit DDR (MMC 4.4) Else - reserved. | Speed 00 - Normal 01 - High 10 - Reserved for HS200 11 - Reserved | USDHC IO VOLTAGE SELECTION For Normal Boot Mode 0 - 3.3V 1 - 1.8V | USDHC IO VOLTAGE SELECTION For Manufacture Mode 0 - 3.3V 1 - 1.8V | | Reserved |
| NAND | 0x470[7:0] | BT_TOGGLEMODE | BOOT_SEARCH_COUNT: 00 - 2 01 - 2 10 - 4 11 - 8 | Toggle Mode 33MHz Preamble Delay, Read Latency: '000' - 16 GPMICLK cycles. '001' - 1 GPMICLK cycles. '010' - 2 GPMICLK cycles. '011' - 3 GPMICLK cycles. '100' - 4 GPMICLK cycles. '101' - 5 GPMICLK cycles. '110' - 6 GPMICLK cycles. '111' - 7 GPMICLK cycles. '1111' - 15 GPMICLK cycles. | | Reserved | | Reserved |
| FlexSPI | 0x470[7:0] | HOLD TIME: 00 - 500us 01 - 1ms 10 - 3ms 11 - 10ms | FLASH Auto Probe Type | FlexSPI FLASH Dummy Cycle | | | | |
| SPINOR | 0x470[7:0] | CS select SPI only: 00 - CS#0 default 01 - CS#1 10 - CS#2 11 - CS#3 | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |

BT_CFG Pins:

- SAI1_RXD0 BT0_CFG0
- SAI1_RXD1 BT0_CFG1
- SAI1_RXD2 BT0_CFG2
- SAI1_RXD3 BT0_CFG3
- SAI1_RXD4 BT0_CFG4
- SAI1_RXD5 BT0_CFG5
- SAI1_RXD6 BT0_CFG6
- SAI1_RXD7 BT0_CFG7
- SAI1_TXD0 BT0_CFG8
- SAI1_TXD1 BT0_CFG9
- SAI1_TXD2 BT0_CFG10
- SAI1_TXD3 BT0_CFG11
- SAI1_TXD4 BT0_CFG12
- SAI1_TXD5 BT0_CFG13
- SAI1_TXD6 BT0_CFG14
- SAI1_TXD7 BT0_CFG15



NVCC_SNV5_1V8




Note:

- Bootcfg/SAI1 signals have internal PD before and after POR_B reset is deasserted!
- Standalone SOM board can support NAND boot by populating some of the pull-up resistors.
- For original installed NAND flash, populate R79, R95, R97, R143, R145
- For other NAND flash parts, populate according to specific part configuration
- When using Base Board for Multi boot selection, you must keep the resistors DNP on SOM board!

Boot Mode

| BOOT_MODE1 | BOOT_MODE0 |
|-------------------|-----------------------------|
| BOOT TYPE: | |
| 00 | Boot From Fuses |
| 01 | Serial Downloader |
| 10 | Internal Boot (Development) |
| 11 | Reserved |



Power-on Strapping Pins CFG

