

Power Tree Diagram

Legend:

SW1AB 1.375V / 2500mA	2
--------------------------	---

Power-up Sequence

0 - Always On
1 - First start-up supply rail
X - Default Off

Note:
 (*1) - SW2 of PF0200 can be changed to 3.1V after boot-up (by SW) to lower power consumption
 (*2) - No SW1C and SW4 in PF0200.

freescale
semiconductor


ICAP Classification: FCP: _____ FIUO: X PUBLI: _____
 Drawing Title: **MCIMX6SX SDB**
 Page Title: **Power Tree Diagram**

Size B	Document Number SCH-27962 PDF: SPF-27962	Rev C
Date: Thursday, December 18, 2014	Sheet 2 of 22	

DC JACK 5V

Over Voltage Protection

Note:
Over-voltage protection is designed to protect up to +20V.




Main PWR Switch

Step-down DCDC for PF0200 Input


Max output current from MP28115 is 4A



$$V_o = 0.8V \times (1 + R_a/R_b)$$




Over-Voltage LED (RED)

SYS_3V7 POK LED (GRN)






SW Note: Default power-up voltage of SW2_3V3 is 3.3V. Need to change it to 3.1V after boot-up to lower power consumption.





LDO decouples are 4.7 uF for BOM consolidation.


Max output current from NCP692 is 1A



Note: This block is used to compensate the weak output drive of PMIC_ON_REQ in T01.0. T01.2 or later does not need this.





ICAP Classification: FCP: FIUC: X PUBL:			
Drawing Title: MCIMX6SX SDB			
Page Title: System PMIC			
Size C	Document Number	SCH-27962 PDF: SPF-27962	Rev C
Date:	Thursday, December 18, 2014	Sheet 4 of 22	



freescale





ICAP Classification: FCP: FIUC: X PUBI:
 Drawing Title: **MCIMX6SX SDB**
 Page Title: **i.MX6SX Power**

Size C	Document Number SCH-27962 PDF: SPF-27962	Rev C
Date: Thursday, December 18, 2014	Sheet 5 of 22	



Note:
This block is reserved for testing
external ENET reference clock to i.MX6SX.

Pin R18 & T18 share the same de-coupling capacitor.



freescale

ICAP Classification: FCP: FIUC: X PUBL:


Drawing Title:
MCIMX6SX SDB

Page Title:
i.MX6SX SoC II

Size C	Document Number SCH-27962 PDF: SPF-27962	Rev C
--------	--	-------


Date: Thursday, December 18, 2014 Sheet 7 of 22

SD3 - For Primary External Card Slot (SD3.0)




SD4 - For Boot Code


Either SD Card on SD4 or eMMC on SD4 is used as boot device



SD2 - for WiFi and SD Accessories




eMMC 4.5 Footprint




Note:
i) Place next to J4.
ii) Remove R88 and R89 when populate U4.

These are reserved for eMMC5.0 part.






Power switch circuit for External SD Card (SD3)

Remove R51 when R25 is populated.



2 x 256Mbit QSPI FLASH

SPI EEPROM FOOTPRINT




These four signals are routed to CAN transceivers also. For SPI EEPROM test, the 0-ohm jumpers on CAN transceiver side are required to be removed.




ICAP Classification: FCP: _____ FIUO: X PUBLI: _____		
Drawing Title: MCIMX6SX SDB		
Page Title: QSPI Flash & EEPROM		
Size B	Document Number SCH-27962 PDF: SPF-27962	Rev C
Date: Thursday, December 18, 2014	Sheet 10 of 22	


USB Host Port





USB Boot/Host/Device Port



USB 5V Control




USB HSIC




This block is reserved for USB OTG certification test.


Audio CODEC




LCD Expansion Port



LVDS



Camera Expansion Connector



Use Omnivision OV5640/5642 5M Pixel Sensor with this connector (not included)


Important Note:

The camera connector (J13) and the LCD Expansion connector (J11) share the same signals and CANNOT be used at the same time.


One of these two peripherals MUST BE REMOVED when a developer wishes to use the other.

ICAP Classification: FCP: FIUO: X PUBL:		
Drawing Title: MCIMX6SX SDB		
Page Title: LCD, LVDS & Camera		
Size C	Document Number SCH-27962 PDF: SPF-27962	Rev C
Date: Thursday, December 18, 2014	Sheet 13 of 22	

CAN



These four signals are routed to SPI EEPROM also. For CAN test, the 0-ohm jumpers on SPI EEPROM side are required to be removed.




freescale™

ICAP Classification: FCP: _____ FIUO: X PUBLI: _____
 Drawing Title: **MCIMX6SX SDB**
 Page Title: **CAN**


Size B	Document Number SCH-27962 PDF: SPF-27962	Rev C
--------	---	-------

Date: Thursday, December 18, 2014 | Sheet 14 of 22


ENET PHY POWER SWITCH



ENET PHY CLK LEVEL SHIFTER



ENET PHY1




Layout: 100 ohm differential pairs

EMI Filter Reserved
470pF are for LED


CGND is a small isolated GND plane which should extend under RJ45 connector

PHY1 Power-on Strapping Pins




MODE[3:0]
(Default assemble: 0000)
0000 10Base-T/100Base-T/1000Base-T, RGMII

PHY2 Power-on Strapping Pins



MODE[3:0]
(Default assemble: 0000)
0000 10Base-T/100Base-T/1000Base-T, RGMII

ENET PHY2




Layout: 100 ohm differential pairs

EMI Filter Reserved
470pF are for LED


Place LED D12 near RJ-45 connector.
Orange LED indicates Gbit speed.

Mini-PCIE

Note:
All components in this block are needed
to be populated for PCIe GEN2 clock jitter test.




Step-down DCDC for mPCIe +3.3V



Max output current from NCP1593A is 3A

$$V_o = 0.6V \times (1 + R_a/R_b)$$


Max output current from VGEN2_1V5 is 250mA



When U40 is populated -
i) Remove R442, R443, R179, R180, C149, C150,
and use U40 to output PCIe refclk to
i.MX6SX and mPCIe connector.
ii) Mount R459-R462 on i.MX6SX side for termination.

Layout: Route 100 ohm DIFF for CLK1_P/N

Layout: Route 85 ohm DIFF for PCIe_TX/RX




Layout Note:


- Place termination resistors, R179, R180, R442 & R443, as close to the mPCIe connector as possible.
- Place C149, C150, C151 and C152 close to mPCIe connector.
- Place R454, R455 close to C149 and C150.
- Place C368, C377 close to C149 and C150.

Debug UART to USB Converter


Debug UART for A9



Debug UART for M4



JTAG





Layout note:
90ohm diff pairs


For driver installation, please refer to
<http://www.ftdichip.com/Documents/InstallGuides.htm>

ICAP Classification: FCP: FIUC: X PUBL:		
Drawing Title: MCIMX6SX SDB		
Page Title: UART & JTAG		
Size C	Document Number SCH-27962 PDF: SPF-27962	Rev C
Date: Thursday, December 18, 2014	Sheet 17	of 22

Ambient Light Sensor





3-AXIS ACC




All interrupts are routed to INT2 by default.

Digital eCompass




SW Note:
Enable built-in Pull-up for normal operation;
Disable built-in Pull-up during DSM.

12-bit ADC Connector



1000pF are reserved for EMC purpose

BLUETOOTH CABLE CONNECTOR




NOTE:
The AUX SDIO CARD SOCKET and the BLUETOOTH CABLE CONNECTOR have been designed and tested specifically for use with the WIFI/BT combo card SX-SDCAN-2830BT Developed and sold by Silx Technolgy. The developer may need to consult the datasheet of other WIFI solutions for compatibility with this card socket.

NOTE:
Pin 1 of the cable connector on the Smart Device board is opposite Pin 20 of the WIFI/BT module. For the FFC to lie flat, the pin order number needs to be reversed on the schematics.




ICAP Classification: FCP: _____ FIUO: X PUBI: _____		
Drawing Title: MCIMX6SX SDB		
Page Title: Bluetooth		
Size B	Document Number SCH-27962 PDF: SPF-27962	Rev C
Date: Thursday, December 18, 2014	Sheet 19 of 22	

On/Off




Buttons


FUNC1



FUNC2



RESET button is far away from reset circuit. This RC is used to enhance the EMC susceptibility.



See Note (i) below

See Note (ii) below

This RC adds ~400ms on top of the default delay set in STM6779YWB6F (210ms (typ)).

Note:

This block is added in Rev.C for two purposes -
 i) Fix the SW reboot issue by toggling WDOG_B to issue power reset (ENGR00338067).
 ii) Delay the PMIC_PWRON >500ms for the 1st-time power-on (VSNVS_3V0 is first applied), to ensure 32.768kHz xtal osc output is stable.



ICAP Classification: FCP: _____ FIUO: X PUBI: _____



Drawing Title: **MCIMX6SX SDB**

Page Title: **Buttons**

Size B	Document Number SCH-27962 PDF: SPF-27962	Rev C
--------	---	-------

Date: Thursday, December 18, 2014 | Sheet 20 of 22

Note:
 i.MX6SX reads values approximately 300uS to 1mS after reset released. Buffers are active while unit is in reset and lms-10ms after reset is released.



SW Design Note:
 LCD_DATA lines should be set at Input with Keeper enable during Deep Sleep Mode.

Note:
 i) SW10 settings are all "0".
 ii) BT_CFG1 must be "1" for SD3 operation on SDB, as it has a power switch control for VCC_SD3.

BOOT MODE

SW 12				SW 11			
1	2	3	4	1	2	3	4
BT_CFG7	BT_CFG6	BT_CFG5	BT_CFG4	BT_CFG15	BT_CFG14	BT_CFG13	BT_CFG12
0001 = QSPI Boot				00000000			
010 = SD/eSD Boot		0 = Regular 1 = Fast Boot	00 = Normal (3.3V) 01 = High (3.3V)	00	0 = 1-bit 1 = 4-bit	00 = eSDHC1 01 = eSDHC2 10 = eSDHC3 11 = eSDHC4	0 0 0



freescale

ICAP Classification: FCP: FIUQ: X PUBI:
 Drawing Title: **MCIMX6SX SDB**
 Page Title: **Boot Strap**

Size C	Document Number SCH-27962 PDF: SPF-27962	Rev C
--------	--	-------

Date: Thursday, December 18, 2014 Sheet 21 of 22



I2C1





Note: Pull-up resistor must be sized to meet the signal rise times and also the Vil spec of all the bus components.

Due to board loadings this resistor was reduced. Validate your design, with the largest allowable resistor to reduce current consumption.



I2C2




I2C3



I2C4




Board Mounting Holes for 4-40 Screws



IMPORTANT NOTE :


Use non-conducting nut/bolts to mount the board on a metallic chassis connected to external GND. Not doing so may cause board damage due to GND potential difference.

GND TEST POINTS



System GND and Chassis GND Connections

CGND is connected to the connectors enclosure or chassis. Resistor and capacitor footprints are arranged for ESD test.



ICAP Classification: FCP: FIUC: X PUBI:		
Drawing Title: MCIMX6SX SDB		
Page Title: I2C & GND		
Size C	Document Number SCH-27962 PDF: SPF-27962	Rev C
Date: Thursday, December 18, 2014	Sheet 22 of 22	