DRAFT DRAFT

DRAFT



PF4210

14-channel power management integrated circuit (PMIC) for audio/video applications

Rev. 0.7 —

Data sheet: product preview COMPANY CONFIDENTIAL

1 General description

The PF4210 high performance power management integrated circuit (PMIC) provides a highly programmable/configurable architecture, with fully integrated power devices and minimal external components. With up to six buck converters, six linear regulators, RTC supply, and coin-cell charger, the PF4210 can provide power for a complete system, including applications processors, memory, and system peripherals, in a wide range of applications.

With on-chip one time programmable (OTP) memory, the PF4210 is available in preprogrammed standard version, or non-programmed to support custom programming. The PF4210 is defined to power low cost audio/video applications using i.MX 8M family of applications processors.

2 Features and benefits

- Four to six buck converters, depending on configuration
 - Single/dual phase/ parallel options
 - DDR termination tracking mode option
- Boost regulator to 5.0 V output
- Six general purpose linear regulators
- Programmable output voltage, sequence, and timing
- OTP (one time programmable) memory for device configuration
- Coin cell charger and RTC supply
- DDR termination reference voltage
- Power control logic with processor interface and event detection
- I²C control
- Individually programmable on, off, and standby modes




PF4210 AFT DRAFT

NXP Semiconductors

14-channel power management integrated circuit (PMIC) for audio/video applications

3 Simplified application diagram



PF4210 AFT DRAFT

NXP Semiconductors

14-channel power management integrated circuit (PMIC) for audio/video applications

Applications

- OTT STB
- · Wireless audio
- · Voice recognition assistant
- A/V receivers
- Sound bars
- · General embedded

Orderable parts

The PF4210 is available with both pre-programmed and non-programmed OTP memory configurations. The non-programmed device uses "A0" as the programming code. The pre-programmed devices are identified using the program codes from Table 1, which also list the associated NXP reference designs where applicable.

Details of the OTP programming for each device can be found in Table 8.

Table 1. Orderable part variations

Part number	Temperature (T _A)	Package	Programming	Reference designs	Notes
PC32PF4210A0ES	0 °C to 85 °C (for	56 QFN 8x8 mm - 0.5	A0 (Non-programmed)	N/A	
PC32PF4210A1ES	use in consumer applications)	mm pitch WF-type QFN (wettable flank)	A1	MCIMX8M-SDB	[1] [2]
PC34PF4210A0ES	-40 °C to 105 °C	56 QFN 8x8 mm - 0.5	A0 (Non-programmed)	N/A	
PC34PF4210A1ES	(for use in industrial applications)	mm pitch WF-type QFN (wettable flank)	A1	MCIMX8M-SDB	

For tape and reel, add an R2 suffix to the part number.


For programming details see Table 8. The available OTP options are not restricted to the listed reference designs. They can be used in any application where the listed voltage and sequence details are acceptable.

PF4210 AFT DRAFT

14-channel power management integrated circuit (PMIC) for audio/video applications

6 Internal block diagram


NXP Semiconductors



14-channel power management integrated circuit (PMIC) for audio/video applications

Pinning information 7

Pinning



7.2 Pin definitions

Table 2. Pin definitions

Pin number	Pin name	Pin function	Max. rating	Туре	Definition
1	INTB	0	3.6 V	Digital	Open drain interrupt signal to processor
2	SDWNB	0	3.6 V	Digital	Open drain signal to indicate an imminent system shutdown
3	RESETBMCU	0	3.6 V	Digital	Open drain reset output to processor. Alternatively can be used as a power output.
4	STANDBY	I	3.6 V	Digital	Standby input signal from processor
5	ICTEST	I	7.5 V	Digital/ Analog	Reserved pin. Connect to GND in application.
6	SW1FB ^[1]	I	3.6 V	Analog	Output voltage feedback for SW1A/B. Route this trace separately from the high current path and terminate at the output capacitance.

All information provided in this document is subject to legal disclaimers.

PF4210 AFT DRAFT

NXP Semiconductors

14-channel power management integrated circuit (PMIC) for audio/video applications

Pin number	Pin name	Pin function	Max. rating	Туре	Definition
7	SW1AIN ^[1]	I	4.8 V	Analog	Input to SW1A regulator. Bypass with at least a 4.7 µF ceramic capacitor and a 0.1 µF decoupling capacitor as close to the pin as possible.
8	SW1ALX [1]	0	4.8 V	Analog	Regulator 1A switch node connection
9	SW1BLX [1]	0	4.8 V	Analog	Regulator 1B switch node connection
10	SW1BIN ^[1]	I	4.8 V	Analog	Input to SW1B regulator. Bypass with at least a 4.7 µF ceramic capacitor and a 0.1 µF decoupling capacitor as close to the pin as possible.
11	SW1CLX [1]	0	4.8 V	Analog	Regulator 1C switch node connection
12	SW1CIN [1]		4.8 V	Analog	Input to SW1C regulator. Bypass with at least a 4.7 µF ceramic capacitor and a 0.1 µF decoupling capacitor as close to the pin as possible.
13	SW1CFB [1]		3.6V	Analog	Output voltage feedback for SW1C. Route this trace separately from the high current path and terminate at the output capacitance.
14	SW1VSSSNS	GND	_	GND	Ground reference for regulators SW1ABC. It is connected externally to GNDREF through a board ground plane.
15	GNDREF1	GND	_	GND	Ground reference for regulators SW2 and SW4. It is connected externally to GNDREF, via board ground plane.
16	VGEN1	0	2.5 V	Analog	VGEN1 regulator output. Bypass with a 2.2 µF ceramic output capacitor.
17	VIN1	I	3.6 V	Analog	VGEN1, 2 input supply. Bypass with a 1.0 μF decoupling capacitor as close to the pin as possible.
18	VGEN2	0	2.5 V	Analog	VGEN2 regulator output. Bypass with a 4.7 μF ceramic output capacitor.
19	SW4FB ^[1]	I	3.6 V	Analog	Output voltage feedback for SW4. Route this trace separately from the high current path and terminate at the output capacitance.
20	SW4IN ^[1]	I	4.8 V	Analog	Input to SW4 regulator. Bypass with at least a 4.7 µF ceramic capacitor and a 0.1 µF decoupling capacitor as close to the pin as possible.

PF4210 AFT DRAFT

NXP Semiconductors

14-channel power management integrated circuit (PMIC) for audio/video applications

Pin number	Pin name	Pin function	Max. rating	Туре	Definition
21	SW4LX ^[1]	0	4.8 V	Analog	Regulator 4 switch node connection
22	SW2LX [1]	0	4.8 V	Analog	Regulator 2 switch node connection
23	SW2IN [1]	I	4.8 V	Analog	Input to SW2 regulator.
24	SW2IN ^[1]	I	4.8 V	Analog	Connect pin 23 together with pin 24 and bypass with at least a 4.7 µF ceramic capacitor and a 0.1 µF decoupling capacitor as close to these pins as possible.
25	SW2FB ^[1]	I	3.6 V	Analog	Output voltage feedback for SW2. Route this trace separately from the high current path and terminate at the output capacitance.
26	VGEN3	0	3.6 V	Analog	VGEN3 regulator output. Bypass with a 2.2 µF ceramic output capacitor.
27	VIN2		3.6 V	Analog	VGEN3, 4 input. Bypass with a 1.0 μF decoupling capacitor as close to the pin as possible.
28	VGEN4	0	3.6 V	Analog	VGEN4 regulator output. Bypass with a 4.7 µF ceramic output capacitor.
29	VHALF	I	3.6 V	Analog	Half supply reference for VREFDDR
30	VINREFDDR		3.6 V	Analog	VREFDDR regulator input. Bypass with at least 1.0 µF decoupling capacitor as close to the pin as possible.
31	VREFDDR	0	3.6 V	Analog	VREFDDR regulator output
32	SW3VSSSNS	GND	_	GND	Ground reference for the SW3 regulator. Connect to GNDREF externally via the board ground plane.
33	SW3BFB ^[1]	I	3.6 V	Analog	Output voltage feedback for SW3B. Route this trace separately from the high current path and terminate at the output capacitance.
34	SW3BIN ^[1]	I	4.8 V	Analog	Input to SW3B regulator. Bypass with at least a 4.7 µF ceramic capacitor and a 0.1 µF decoupling capacitor as close to the pin as possible.
35	SW3BLX [1]	0	4.8 V	Analog	Regulator 3B switch node connection
36	SW3ALX [1]	0	4.8 V	Analog	Regulator 3A switch node connection
37	SW3AIN ^[1]	I	4.8 V	Analog	Input to SW3A regulator. Bypass with at least a 4.7 µF ceramic capacitor and a 0.1 µF decoupling capacitor as close to the pin as possible.

NXP Semiconductors

PF4210 AFT DRAFT

14-channel power management integrated circuit (PMIC) for audio/video applications

Pin number	Pin name	Pin function	Max. rating	Туре	Definition
38	SW3AFB ^[1]	I	3.6 V	Analog	Output voltage feedback for SW3A. Route this trace separately from the high current path and terminate at the output capacitance.
39	VGEN5	О	3.6 V	Analog	VGEN5 regulator output. Bypass with a 2.2 µF ceramic output capacitor.
40	VIN3	I	4.8 V	Analog	VGEN5, 6 input. Bypass with a 1.0 µF decoupling capacitor as close to the pin as possible.
41	VGEN6	0	3.6 V	Analog	VGEN6 regulator output. Bypass with a 2.2 µF ceramic output capacitor.
42	LICELL	I/O	3.6 V	Analog	Coin cell supply input/output
43	VSNVS	0	3.6 V	Analog	LDO or coin cell output to processor
44	SWBSTFB [1]		5.5 V	Analog	Boost regulator feedback. Connect this pin to the output rail close to the load. Keep this trace away from other noisy traces and planes.
45	SWBSTIN [1]		4.8 V	Analog	Input to SWBST regulator. Bypass with at least a 2.2 µF ceramic capacitor and a 0.1 µF decoupling capacitor as close to the pin as possible.
46	SWBSTLX [1]	0	7.5 V	Analog	SWBST switch node connection
47	VDDOTP	1	10 V ^[2]	Digital and Analog	Supply to program OTP fuses
48	GNDREF	GND	_	GND	Ground reference for the main band gap regulator
49	VCORE	0	3.6 V	Analog	Analog core supply
50	VIN	I	4.8 V	Analog	Main chip supply
51	VCOREDIG	0	1.5 V	Analog	Digital core supply
52	VCOREREF	0	1.5 V	Analog	Main band gap reference
53	SDA	I/O	3.6 V	Digital	I ² C data line (open drain)
54	SCL	1	3.6 V	Digital	I ² C clock
55	VDDIO	I	3.6 V	Analog	Supply for I ² C bus. Bypass with 0.1 µF ceramic capacitor
56	PWRON	ſ	3.6 V	Digital	Power on/off from processor
_	EP	GND	_	GND	Expose pad. Functions as ground return for buck regulators. Tie this pad to the inner and external ground planes through vias to allow effective thermal dissipation.

^[1] Unused switching regulators should be connected as follow: Pins SWxLX and SWxFB should be unconnected and pin SWxIN should be connected to VIN with a 0.1 µF bypass capacitor.

^{[2] 10} V maximum voltage rating during OTP fuse programming. 7.5 V maximum DC voltage rated otherwise.

PF4210 AFT DRAFT

14-channel power management integrated circuit (PMIC) for audio/video applications

8 General product characteristics

8.1 Absolute maximum ratings

Table 3. Absolute maximum ratings

All voltages are with respect to ground, unless otherwise noted. Exceeding these ratings may cause malfunction or permanent damage to the device. For maximum voltage rating for each pin see Section 7.2 "Pin definitions".

Symbol	Description	Value	Unit
Electrical ratings			
V _{IN}	Main input supply voltage	-0.3 to 4.8	V
V _{DDOTP}	OTP programming input supply voltage	-0.3 to 10	V
V _{LICELL}	Coin cell voltage	-0.3 to 3.6	V
V _{ESD}	ESD ratings Human body model Charge device model	±2000 ±500	V

^[1] ESD testing is performed in accordance with the human body model (HBM) (C_{ZAP} = 100 pF, R_{ZAP} = 1500 Ω), and the charge device model (CDM), robotic (C_{ZAP} = 4.0 pF).

8.2 Thermal characteristics

Table 4. Thermal ratings

Symbol	Description (rating)	Min.	Max.	Unit
Thermal ratin	gs		1	,
T _A	Ambient operating temperature range MC32PF4210 MC34PF4210	0 -40	85 105	°C
TJ	Operating junction temperature range	^[1] -40	125	°C
T _{ST}	Storage temperature range	-65	150	°C
T _{PPRT}	Peak package reflow temperature	[2]	[3]	°C
QFN56 therm	al resistance and package dissipation ratings	1	,	,
R_{\ThetaJA}	Junction to ambient Natural convection Four layer board (2s2p) Eight layer board (2s6p)	[4] [5] [6] — —	28 15	°C/W
$R_{\Theta JMA}$	Junction to ambient (@200 ft/min) Four layer board (2s2p)	[4] [6]	22	°C/W
$R_{\Theta JB}$	Junction to board	[7]	10	°C/W
R _{OJCBOTTOM}	Junction to case bottom	[8]	1.2	°C/W
ΨJT	Junction to package top Natural convection	[9]	2.0	°C/W

^[1] Do not operate beyond 125 °C for extended period of time. Operation above 150 °C may cause permanent damage to the IC. See <u>Table 5</u> for thermal protection features.

PF4210

All information provided in this document is subject to legal disclaimers.

^[2] Pin soldering temperature limit is for 10 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause a malfunction or permanent damage to the device.

^[3] NXP's Package Reflow capability meets Pb-free requirements for JEDEC standard J-STD-020C. For Peak Package Reflow Temperature and Moisture Sensitivity Levels (MSL), go to www.nxp.com, search by part number (remove prefixes/suffixes) and enter the core ID to view all orderable parts (MC33xxxD enter 33xxx), and review parametrics.

DRAFT

14-channel power management integrated circuit (PMIC) for audio/video applications

- [4] Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- [5] The board uses the JEDEC specifications for thermal testing (and simulation) JESD51-7 and JESD51-5.
- [6] Per JEDEC JESD51-6 with the board horizontal
- [7] Thermal resistance between the die and the printed-circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- [8] Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- [9] Thermal characterization parameter indicating the temperature difference between the package top and the junction temperature per JEDEC JESD51-2. When Greek letter (Ψ) is not available, the thermal characterization parameter is written as Psi-JT.

8.3 Power dissipation

During operation, the temperature of the die should not exceed the operating junction temperature noted in <u>Table 4</u>. To optimize the thermal management and to avoid overheating, the PF4210 provides thermal protection.

An internal comparator monitors the die temperature. Interrupts THERM110I, THERM120I, THERM125I, and THERM130I are generated when the respective thresholds specified in Table 5 are crossed in either direction. The temperature range can be determined by reading the THERMxxxS bits in register INTSENSE0.

In the event of excessive power dissipation, thermal protection circuitry shuts down the PF4210. This thermal protection acts above the thermal protection threshold listed in Table 5. To avoid any unwanted power-down resulting from internal noise, the protection is debounced for 8.0 ms. This protection should be considered as a fail-safe mechanism and therefore the system should be configured so protection is not tripped under normal conditions.

Table 5. Thermal protection thresholds

Parameter	Min.	Тур.	Max.	Units
Thermal 110 °C threshold (THERM110)	100	110	120	°C
Thermal 120 °C threshold (THERM120)	110	120	130	°C
Thermal 125 °C threshold (THERM125)	115	125	135	°C
Thermal 130 °C threshold (THERM130)	120	130	140	°C
Thermal warning hysteresis	2.0	_	4.0	°C
Thermal protection threshold	130	140	150	°C

8.4 Electrical characteristics

8.4.1 General specifications

Table 6. General PMIC static characteristics

 T_{MIN} to T_{MAX} (see <u>Table 4</u>), VIN = 2.8 to 4.5 V, VDDIO = 1.7 to 3.6 V, typical external component values and full load current range, unless otherwise noted.

Pin name	Parameter	Load condition	Min.	Max.	Unit
PWRON	V _{IL}	_	0	0.2 * VSNVS	V
FWKON	V _{IH}	_	0.8 * VSNVS	3.6	V
RESETBMCU	V _{OL}	−2.0 mA	0.0	0.4	V
RESETBINGO	V _{OH}	Open drain	0.7* VIN	VIN	V
CCI	V _{IL}	_	0.0	0.2 * VDDIO	V
SCL	V _{IH}	_	0.8 * VDDIO	3.6	V

PF4210

All information provided in this document is subject to legal disclaimers.

NXP Semiconductors

PF4210 AFT DRAFT

14-channel power management integrated circuit (PMIC) for audio/video applications

Pin name	Parameter	Load condition	Min.	Max.	Unit
	V _{IL}	_	0	0.2 * VDDIO	V
SDA	V _{IH}	_	0.8 * VDDIO	3.6	V
SDA	V _{OL}	−2.0 mA	0.0	0.4	V
	V _{OH}	Open drain	0.7 * VDDIO	VDDIO	V
INTB	V _{OL}	−2.0 mA	0.0	0.4	V
IINI D	V _{OH}	Open drain	0.7 * VIN	VIN	V
SDWNB	V _{OL}	−2.0 mA	0.0	0.4	V
SDMIND	V _{OH}	Open drain	0.7 * VIN	VIN	V
STANDBY	V _{IL}	_	0	0.2 * VSNVS	V
STANDBY	V _{IH}	-	0.8 * VSNVS	3.6	V
VDDOTP	V _{IL}	-	0	0.3	V
	V _{IH}	-	1.1	1.7	V

8.4.2 Current consumption

Table 7. Current consumption summary

 T_{MIN} to T_{MAX} (see Table 4), VIN = 3.6 V, VDDIO = 1.7 V to 3.6 V, LICELL = 1.8 V to 3.3 V, VSNVS = 3.0 V, typical external component values, unless otherwise noted. Typical values are characterized at VIN = 3.6 V, VDDIO = 3.3 V, LICELL = 3.0 V, VSNVS = 3.0 V and 25 °C, unless otherwise noted.

Mode	PF4210 conditions	System conditions	Typical	Max.	Unit
Coin cell	VSNVS from LICELL All other blocks off VIN = 0.0 V VSNVSVOLT[2:0] = 110	No load on VSNVS [1] [2]	4.0	7.0	μΑ
Off	VSNVS from VIN or LICELL Wake-up from PWRON active 32 kHz RC on All other blocks off VIN ≥ UVDET	No load on VSNVS, PMIC able to [1] [3] wake-up	17	25	μΑ
Sleep	VSNVS from VIN Wake-up from PWRON active Trimmed reference active SW3A/B PFM Trimmed 16 MHz RC off 32 kHz RC on VREFDDR disabled	No load on VSNVS. DDR memories in [1] self refresh	122 122	220 ^[4] 250 ^[5]	μΑ
Standby	VSNVS from either VIN or LICELL SW1A/B combined in PFM SW1C in PFM SW2 in PFM SW3A/B combined in PFM SW4 in PFM SW8T off Trimmed 16 MHz RC enabled Trimmed reference active VGEN1 to 6 enabled VREFDDR enabled	No load on VSNVS. Processor enabled in lowpower mode. All rails powered on except boost (load = 0 mA)	297 297	450 ^[4] 550 ^[5]	μΑ

^[1] For PFM operation, headroom should be 300 mV or greater.

^{2]} Additional current may be drawn in the coin cell mode when RESETBMCU is pulled up to VSNVS due to an internal path from RESETBMCU to V_{IN}. The additional current is < 30 μA with a pullup resistor of 100 kΩ.

^[3] When VIN is below the UVDET threshold, in the range of 1.8 V ≤ V_{IN} < 2.65 V, the quiescent current increases by 50 μA, typically.

^[4] From -40 °C to 85 °C

^[5] From -40 °C to 105 °C

14-channel power management integrated circuit (PMIC) for audio/video applications

9 Detailed description

The PF4210 is the power management integrated circuit (PMIC) designed primarily for use with NXP's i.MX 8M family of applications processors.

9.1 Features

This section summarizes the PF4210 features.

- Input voltage range to PMIC: 2.8 V to 4.5 V
- · Buck regulators
 - Four to six channel configurable
 - SW1A/B/C, 4.5 A (single); 0.3 V to 1.875 V
 - SW1A/B, 2.5 A (single/dual); SW1C 2.0 A (independent); 0.3 V to 1.875 V
 - SW2, 2.5 A; 0.4 V to 3.3 V
 - SW3A/B, 3.0 A (single/dual); 0.4 V to 3.3 V
 - SW3A, 1.5 A (independent); SW3B, 1.5 A (independent); 0.4 V to 3.3 V
 - SW4, 1.0 A; 0.4 V to 3.3 V
 - SW4, VTT mode provide DDR termination at 50 % of SW3A
 - Dynamic voltage scaling
 - Modes: PWM, PFM, APS
 - Programmable output voltage
 - Programmable current limit
 - Programmable soft start
 - Programmable PWM switching frequency
 - Programmable OCP with fault interrupt
- Boost regulator
 - SWBST, 5.0 V to 5.15 V, 0.6 A, OTG support
 - Modes: PFM and auto
 - OCP fault interrupt
- LDOs
 - Six user programmable LDO
 - VGEN1, 0.80 V to 1.55 V, 100 mA
 - VGEN2, 0.80 V to 1.55 V, 250 mA
 - VGEN3, 1.8 V to 3.3 V, 100 mA
 - VGEN4, 1.8 V to 3.3 V, 350 mA
 - VGEN5, 1.8 V to 3.3 V, 100 mA
 - VGEN6, 1.8 V to 3.3 V, 200 mA
- · Soft start
- LDO/switch supply
 - VSNVS (1.0/1.1/1.2/1.3/1.5/1.8/3.0 V), 1.8 mA (consumer version), 1.0 mA (industrial version)
- · DDR memory reference voltage
 - VREFDDR, 0.6 V to 0.9 V, 10 mA
- 16 MHz internal master clock
- OTP (one time programmable) memory for device configuration
 - User programmable start-up sequence and timing
- · Battery backed memory including coin cell charger

PF4210


All information provided in this document is subject to legal disclaimers

PF4210 AFT DRAFT

14-channel power management integrated circuit (PMIC) for audio/video applications

- I²C interface
- User programmable standby, sleep, and off modes

9.2 Functional block diagram



9.3 Functional description

9.3.1 Power generation

The PF4210 PMIC features four buck regulators (up to six independent outputs), one boost regulator, six general purpose LDOs, one switch/LDO combination and a DDR voltage reference to supply voltage for the application processor and peripheral devices.

The number of independent buck regulator outputs can be configured from four to six, thereby providing flexibility to operate with higher current capability, or to operate as independent outputs for applications requiring more voltage rails with lower current demands. SW1 and SW3 regulators can be configured as single/dual phase and/or independent converters. One of the buck regulators, SW4, can also operate as a tracking regulator when used for memory termination.

The buck regulators provide supply to processor cores and to other low voltage circuits such as IO and memory. Dynamic voltage scaling is provided to allow controlled supply rail adjustments for the processor cores and/or other circuitry.

Depending on the system power path configuration, the six general purpose LDO regulators can be directly supplied from the main input supply or from the switching

PF4210

All information provided in this document is subject to legal disclaimers.

DRAF"

14-channel power management integrated circuit (PMIC) for audio/video applications

regulators to power peripherals, such as audio, camera, bluetooth, and wireless LAN. A specific VREFDDR voltage reference is included to provide an accurate reference voltage for DDR memories operating with or without VTT termination. The VSNVS block behaves as an LDO, or as a bypass switch to supply the SNVS/SRTC circuitry in the i.MX processors; VSNVS may be powered from VIN, or from a coin cell.

9.3.2 Control logic

The PF4210 PMIC is fully programmable via the I²C interface. Additional communication is provided by direct logic interfacing including interrupt and reset. Startup sequence of the device is selected based on the initial OTP configuration explained in the Section 10.1 "Startup", or by configuring the "Try Before Buy" feature to test different power up sequences before choosing the final OTP configuration.

The PF4210 PMIC has interfaces for the power buttons and a dedicated signaling interface with the processor. It also ensures supply of critical internal logic and other circuits from the coin cell, in case of brief interruptions from the main battery. A charger for the coin cell is included as well.

9.3.2.1 Interface signals

9.3.2.1.1 PWRON

PWRON is an input signal to the IC generating a turn on event. It can be configured to detect a level, or an edge using the PWRON_CFG bit. See <u>Section 10.4.2.1 "Turn on events"</u> for more details.

9.3.2.1.2 STANDBY

STANDBY is an input signal to the IC. When it is asserted, the part enters standby mode and when deasserted, the part exits standby mode. STANDBY can be configured as active high or active low using the STANDBYINV bit. See <a href="Section 10.4.1.3" Standby mode" for more details.

Note: When operating the PMIC at VIN \leq 2.85 V and VSNVS is programmed for a 3.0 V output, a coin cell must be present to provide VSNVS, or the PMIC does not reliably enter and exit the standby mode.

9.3.2.1.3 RESETBMCU

RESETBMCU is an open drain, active low output configurable for two modes of operation. In default mode, it is deasserted 2.0 ms to 4.0 ms after the last regulator if the startup sequence is enabled (see Figure 5). In this mode, the signal can be used to bring the processor out of reset, or as an indicator that all supplies have been enabled; it is only asserted for a turn off event.

When configured for fault mode, RESETBMCU is deasserted after the startup sequence is completed only if no faults occurred during startup. At anytime, if a fault occurs and persists for 1.8 ms typically, RESETBMCU is asserted, LOW. The PF4210 is turned off if the fault persists for more than 100 ms typically.

The PWRON signal restarts the part, though if the fault persists, the sequence described above is repeated. To enter the fault mode, set bit OTP_PG_EN of register OTP PWRGD EN to "1". This register, 0xE8, is located in <u>Table 135</u> of the register map. To test the fault mode, the bit may be set during TBB prototyping, or the mode may be permanently chosen by programming OTP fuses.

PF4210

All information provided in this document is subject to legal disclaimers.

14-channel power management integrated circuit (PMIC) for audio/video applications

9.3.2.1.4 SDWNB

SDWNB is an open drain, active low output notifying the processor of an imminent PMIC shut down. It is asserted low for one 32 kHz clock cycle before powering down and is then deasserted in the OFF state.

9.3.2.1.5 INTB

INTB is an open drain, active low output. It is asserted when any fault occurs, provided the fault interrupt is unmasked. INTB is deasserted after the fault interrupt is cleared by software, which requires writing a "1" to the fault interrupt bit.

10 Functional block requirements and behaviors

10.1 Startup

The PF4210 can be configured to start up from either the internal OTP configuration, or with a hard coded configuration built into the device. The internal hard coded configuration is enabled by connecting the VDDOTP pin to VCOREDIG through a 100 k Ω resistor. The OTP configuration is enabled by connecting VDDOTP to GND.

For NP (non-programmed) devices, selecting the OTP configuration causes the PF4210 to not start up. However, the PF4210 can be controlled through the I²C port for prototyping and programming. Once programmed, the NP device starts up with the customer programmed configuration.

10.1.1 Device startup configuration

<u>Table 8</u> shows the default configuration for all devices and the pre-programmed OTP configurations.

Table 8. Startup configuration

Registers	Default configuration	Pre-programmed OTP configuration
	A0	A1
Default I ² C address	0x08	0x08
VSNVS_VOLT	3.0 V	1.0 V
SW1AB_VOLT	1.375 V	0.9 V
SW1AB_SEQ	1	4
SW1C_VOLT	1.375 V	0.9 V
SW1C_SEQ	1	4
SW2_VOLT	3.0 V	1.1 V
SW2_SEQ	2	6
SW3A_VOLT	1.5 V	1.0 V
SW3A_SEQ	3	4
SW3B_VOLT	1.5 V	1.0 V
SW3B_SEQ	3	4
SW4_VOLT	1.8 V	1.8 V

Registers	Default configuration	Pre-programmed OTP configuration			
	A0	A1			
SW4_SEQ	3	6			
SWBST_VOLT	_	_			
SWBST_SEQ	_	_			
VREFDDR_SEQ	3	6			
VGEN1_VOLT	_	1.5 V			
VGEN1_SEQ	-	7			
VGEN2_VOLT	1.5 V	0.9 V			
VGEN2_SEQ	2	7			
VGEN3_VOLT	-	1.8 V			
VGEN3_SEQ		7			
VGEN4_VOLT	1.8 V	1.8 V			
VGEN4_SEQ	3	5			
VGEN5_VOLT	2.5 V	3.3 V			
VGEN5_SEQ	3	7			
VGEN6_VOLT	2.8 V	2.8 V			
VGEN6_SEQ	3	7			
PU CONFIG, SEQ_CLK_SPEED	1.0 ms	2.0 ms			
PU CONFIG, SWDVS_CLK	6.25 mV/µs	1.5625 mV/µs			
PU CONFIG, PWRON	Level s	ensitive			
SW1AB CONFIG	SW1AB single phase, SW1C indepe	endent mode, 2.0 MHz			
SW1C CONFIG	2.0 MHz				
SW2 CONFIG					
SW3A CONFIG	SW3AB single phase mode, 2.0 MHz				
SW3B CONFIG	2.0 MHz				
SW4 CONFIG					
PG EN	RESETBMCU in default mode				

Note: Keep bit SW2ILIM = 0 for A1 for max. rated output load current.

Note: Keep bit SW3xILIM = 0 for A1 for max. rated output load current.

NXP Semiconductors

PF4210 AFT DRAFT

14-channel power management integrated circuit (PMIC) for audio/video applications




Table 9. Default startup sequence timing

Parameter	Description	Min.	Тур.	Max.	Unit
t _{D1}	Turn-on delay of VSNVS	[1]	5.0	_	ms
t _{R1}	Rise time of VSNVS	_	3.0	_	ms
t _{D2}	User determined delay	_	1.0	_	ms
t _{R2}	Rise time of PWRON	_	[2]	_	ms
t_{D3}	Turn-on delay of first regulator SEQ_CLK_SPEED[1:0] = 00 SEQ_CLK_SPEED[1:0] = 01 [3] SEQ_CLK_SPEED[1:0] = 10 SEQ_CLK_SPEED[1:0] = 11	_ _ _ _	2.0 2.5 4.0 7.0	_ _ _ _	ms
t _{R3}	Rise time of regulators	[4] —	0.2	_	ms
t_{D4}	Delay between regulators SEQ_CLK_SPEED[1:0] = 00 SEQ_CLK_SPEED[1:0] = 01 SEQ_CLK_SPEED[1:0] = 10 SEQ_CLK_SPEED[1:0] = 11	- - - -	0.5 1.0 2.0 4.0	_ _ _	ms

PF4210

All information provided in this document is subject to legal disclaimers.

DRAFT

14-channel power management integrated circuit (PMIC) for audio/video applications

Parameter	Description	Min.	Тур.	Max.	Unit
t _{R4}	Rise time of RESETBMCU	_	0.2	_	ms
t _{D5}	Turn-on delay of RESETBMCU	_	2.0	_	ms

- [1] Assume LICELL voltage is valid before VIN is applied. If LICELL is not valid before VIN is applied, then VSNVS turn on delay may extend to a maximum of 24 ms.
- [2] Depends on the external signal driving PWRON.
- [3] Default configuration
- [4] Rise time is a function of slew rate of regulators and nominal voltage selected.

10.1.2 One time programmability (OTP)

OTP allows the programming of startup configurations for a variety of applications. Before permanently programming the IC by programming fuses, a configuration may be prototyped by using the "Try Before Buy" (TBB) feature. An error correction code (ECC) algorithm is available to correct a single bit error and to detect multiple bit errors when fuses are programmed.

The parameters which can be configured by OTP are listed below.

- General: I²C slave address, PWRON pin configuration, startup sequence and timing
- Output voltage, dual/single phase or independent mode configuration, switching frequency, and soft start ramp rate
- · Boost regulator and LDOs: output voltage

Note: When prototyping or programming fuses, ensure register settings are consistent with the hardware configuration. This is important for the buck regulators, where the quantity, size, and value of the inductors depend on the configuration (single/ dual phase or independent mode) and the switching frequency. Additionally, if an LDO is powered by a buck regulator, it is gated by the buck regulator in the startup sequence.

10.1.2.1 Startup sequence and timing

Each regulator has 5-bit allocated to program its startup time slot from a turn on event; therefore, each can be placed from position one to thirty-one in the startup sequence.

The all zeros code indicates a regulator is not part of the startup sequence and remains off (see <u>Table 10</u>). The delay between each position is equal; however, four delay options are available (see <u>Table 11</u>). The startup sequence terminates at the last programmed regulator.

Table 10. Startup sequence

SWxx_SEQ[4:0]/ VGENx_SEQ[4:0]/ VREFDDR_SEQ[4:0]	Sequence
00000	Off
00001	SEQ_CLK_SPEED[1:0] * 1
00010	SEQ_CLK_SPEED[1:0] * 2
*	*
*	*
*	*
*	*
11111	SEQ_CLK_SPEED[1:0] * 31

PF4210

All information provided in this document is subject to legal disclaimers

PF4210 AFT DRAFT

14-channel power management integrated circuit (PMIC) for audio/video applications

Table 11. Startup sequence clock speed

SEQ_CLK_SPEED[1:0]	Time (μs)
00	500
01	1000
10	2000
11	4000

10.1.2.2 PWRON pin configuration

The PWRON pin can be configured as either a level sensitive input (PWRON_CFG = 0), or as an edge sensitive input (PWRON_CFG = 1). As a level sensitive input, an active high signal turns on the part and an active low signal turns off the part, or puts it into sleep mode.

As an edge sensitive input, such as when connected to a mechanical switch, a falling edge turns on the part and if the switch is held low for greater than or equal to 4.0 seconds, the part turns off or enters sleep mode.

Table 12. PWRON configuration

PWRON_CFG	Mode
0	PWRON pin HIGH = ON PWRON pin LOW = OFF or sleep mode
	PWRON pin pulled LOW momentarily = ON PWRON pin LOW for 4.0 seconds = OFF or sleep mode

10.1.2.3 I²C address configuration

The I²C device address can be programmed from 0x08 to 0x0F. This allows flexibility to change the I²C address to avoid bus conflicts.

Address bit, I2C_SLV_ADDR[3] in OTP_I2C_ADDR register is hard coded to "1" while the lower three LSBs of the I²C address (I2C_SLV_ADDR[2:0]) are programmable as shown in <u>Table 13</u>.

Table 13. I²C address configuration

I2C_SLV_ADDR[3] hard coded	I2C_SLV_ADDR[2:0]	I ² C device address (Hex)
1	000	0x08
1	001	0x09
1	010	0x0A
1	011	0x0B
1	100	0x0C
1	101	0x0D
1	110	0x0E
1	111	0x0F

14-channel power management integrated circuit (PMIC) for audio/video applications

10.1.2.4 Soft start ramp rate

The startup ramp rate or soft start ramp rate can be selected from the options shown in Section 10.4.4.2.1 "Dynamic voltage scaling".

10.1.3 OTP prototyping

Before permanently programming fuses, it is possible to test the desired configuration by using the "Try Before Buy" feature. With this feature, the configuration is loaded from the OTP registers. These registers serve as temporary storage for the values to be written to the fuses, for the values read from the fuses, or for the values read from the default configuration. To avoid confusion, these registers are referred to as the TBBOTP registers. The portion of the register map concerned with OTP is shown in <u>Table 135</u> and <u>Table 136</u>.

The contents of the TBBOTP registers are initialized to zero when a valid V_{IN} is first applied. The values loaded into the TBBOTP registers depend on the setting of the VDDOTP pin and on the value of the TBB_POR and FUSE_POR_XOR bits (see Table 14).

- If VDDOTP = VCOREDIG (1.5 V), the values are loaded from the default configuration.
- If VDDOTP = 0.0 V, TBB_POR = 0 and FUSE_POR_XOR = 1, the values are loaded from the fuses. In the PF4210, FUSE_POR1, FUSE_POR2, and FUSE_POR3 are XOR'ed into the FUSE_POR_XOR bit. The FUSE_POR_XOR has to be 1 for fuses to be loaded. This can be achieved by setting any one or all of the FUSE_PORx bits. It is required to set all of the FUSE_PORx bits to be able to load the fuses.
- If VDDOTP = 0.0 V, TBB_POR = 0 and FUSE_POR_XOR = 0, the TBBOTP registers remain initialized at zero.

The initial value of TBB_POR is always "0"; only when VDDOTP = 0.0 V and TBB_POR is set to "1" and the values from the TBBOTP registers maintained and not loaded from a different source.

The contents of the TBBOTP registers are modified by I^2C . To communicate with I^2C , VIN must be valid and VDDIO to which SDA and SCL are pulled up, must be powered by a 1.7 V to 3.6 V supply. VIN or the coin cell voltage must be valid to maintain the contents of the registers. To power on with the contents of the TBBOTP registers, the following conditions must exist:

- · VIN is valid
- VDDOTP = 0.0 V
- TBB POR = 1
- · Valid turn on event

10.1.4 Reading OTP fuses

As described in the previous section, the contents of the fuses are loaded to the TBBOTP registers when the following conditions are met:

- · VIN is valid
- VDDOTP = 0.0 V
- TBB POR = 0
- FUSE POR XOR = 1

PF4210

NXP Semiconductors

14-channel power management integrated circuit (PMIC) for audio/video applications

If ECC were enabled at the time the fuses were programmed, the error corrected values can be loaded into the TBBOTP registers if desired. Once the fuses are loaded and a turn on event occurs, the PMIC powers on with the configuration programmed in the fuses.

10.1.5 Programming OTP fuses

The parameters which can be programmed are shown in the TBBOTP registers in <u>Table 135</u> of the register map. The PF4210 offers ECC, the control registers for which functions are located in <u>Table 136</u> of the register map.

There are ten banks of twenty-six fuses each that can be programmed. Programming the fuses requires an 8.25 V, 100 mA supply powering the VDDOTP pin, bypassed with 10 to $20~\mu F$ of capacitance.

Table 14. Source of startup sequence

VDDOTP (V)	TBB_POR	FUSE_POR_XOR	Startup sequence
0	0	0	None
0	0	1	OTP fuses
0	1	x	TBBOTP registers
1.5	х	x	Default configuration

10.2 16 MHz and 32 kHz clocks

There are two clocks: a trimmed 16 MHz, RC oscillator, and an untrimmed 32 kHz, RC oscillator. The 16 MHz oscillator is specified within -8.0/+8.0 %.

The 32 kHz untrimmed clock is only used in the following conditions:

- VIN < UVDET
- · All regulators are in sleep mode
- All regulators are in PFM switching mode

A 32 kHz clock, derived from the 16 MHz trimmed clock, is used when accurate timing is needed under the following conditions:

- During start up, VIN > UVDET
- PWRON CFG = 1, for power button debounce timing

In addition, when the 16 MHz is active in the ON mode, the debounce time in <u>Table 25</u> are referenced to the 32 kHz derived from the 16 MHz clock. The exceptions are the LOWVINI and PWRONI interrupts, which are referenced to the 32 kHz untrimmed clock.

Table 15. 16 MHz clock specifications

 T_{MIN} to T_{MAX} (see <u>Table 4</u>), V_{IN} = 2.8 V to 4.5 V, LICELL = 1.8 V to 3.3 V and typical external component values. Typical values are characterized at V_{IN} = 3.6 V, LICELL = 3.0 V, and 25 °C, unless otherwise noted.

Symbol	Parameters	Min.	Тур.	Max.	Units
V _{IN16MHz}	Operating voltage from VIN	2.8	_	4.5	V
f _{16MHZ}	16 MHz clock frequency	14.7	16	17.2	MHz
f _{2MHZ}	2.0 MHz clock frequency [1]	1.84	_	2.15	MHz

[1] 2.0 MHz clock is derived from the 16 MHz clock.

All information provided in this document is subject to legal disclaimers.

14-channel power management integrated circuit (PMIC) for audio/video applications

10.2.1 Clock adjustment

The 16 MHz clock and hence the switching frequency of the regulators, can be adjusted to improve the noise integrity of the system. By changing the factory trim values of the 16 MHz clock, the user may add an offset as small as ± 3.0 % of the nominal frequency. Contact your NXP representative for detailed information on this feature.

10.3 Bias and references block description

10.3.1 Internal core voltage references

All regulators use the main band gap as the reference. The main band gap is bypassed with a capacitor at VCOREREF. The band gap and the rest of the core circuitry are supplied from VCORE.

The performance of the regulator is directly dependent on the performance of the band gap. No external DC loading is allowed on VCORE, VCOREDIG, or VCOREREF. VCOREDIG is powered as long as there is a valid supply and/or valid coin cell. <u>Table 16</u> shows the main characteristics of the core circuitry.

Table 16. Core voltages electrical specifications

 T_{MIN} to T_{MAX} (see Table 4), V_{IN} = 2.8 V to 4.5 V, LICELL = 1.8 V to 3.3 V, and typical external component values. Typical values are characterized at V_{IN} = 3.6 V, LICELL = 3.0 V, and 25 °C, unless otherwise noted. [1]

Symbol	Parameters	Min.	Typ.	Max.	Units
VCOREDIG (digita	al core supply)	<u>'</u>		'	
	Output voltage	[2]			V
$V_{COREDIG}$	ON mode	_	1.5	_	
	Coin cell mode and OFF	_	1.3	_	
VCORE (analog c	ore supply)	,		'	1
	Output voltage				V
V _{CORE}	ON mode and charging	_	2.775	_	
	OFF and coin cell mode	_	0.0	_	
VCOREREF (band	d gap / regulator reference)	1	'	'	1
V _{COREREF}	Output voltage	_	1.2	_	V
VCOREREFACC	Absolute accuracy	_	0.5	_	%
V _{COREREFTACC}	Temperature drift	_	0.25	_	%

^[1] For information only

10.3.1.1 External components

Table 17. External components for core voltage

Regulator	Capacitor value (µF)			
VCOREDIG	1.0			
VCORE	1.0			
VCOREREF	0.22			

PF4210

All information provided in this document is subject to legal disclaimers.


^{[2] 3.0} V < V_{IN} < 4.5 V, no external loading on VCOREDIG, VCORE, or VCOREREF. Extended operation down to UVDET, but no system malfunction.

14-channel power management integrated circuit (PMIC) for audio/video applications

10.3.2 VREFDDR voltage reference

VREFDDR is an internal PMOS half supply voltage follower capable of supplying up to 10 mA. The output voltage is at one half the input voltage. It is typically used as the reference voltage for DDR memories.

A filtered resistor divider is utilized to create a low frequency pole. This divider then utilizes a voltage follower to drive the load.



10.3.2.1 VREFDDR control register

The VREFDDR voltage reference is controlled by a single bit in VREFDDCRTL register in <u>Table 18</u>.

Table 18. Register VREFDDCRTL - ADDR 0x6A

Name	Bit#	R/W	Default	Description
UNUSED	3:0	_	0x00	unused
VREFDDREN	4	R/W	0x00	Enables or disables VREFDDR output voltage • 0 = VREFDDR disabled • 1 = VREFDDR enabled
UNUSED	7:5	_	0x00	unused

10.3.2.1.1 External components

Table 19. VREFDDR external components

able for the percentage of the percentage		
Capacitor [1]	Capacitance (µF)	
VINREFDDR to VHALF [2]	0.1	
VHALF to GND	0.1	
VREFDDR	1.0	

^[1] Use X5R or X7R capacitors

^[2] VINREFDDR to GND, 1.0 µF minimum capacitance is provided by buck regulator output.

NXP Semiconductors

PF4210 AFT DRAFT

14-channel power management integrated circuit (PMIC) for audio/video applications

10.3.2.1.2 VREFDDR specifications

Table 20. VREFDDR electrical characteristics

 T_{MIN} to T_{MAX} (see Table 4), V_{IN} = 3.6 V, I_{REFDDR} = 0.0 mA, $V_{INREFDDR}$ = 1.5 V and typical external component values, unless otherwise noted. Typical values are characterized at V_{IN} = 3.6 V, I_{REFDDR} = 0.0 mA, $V_{INREFDDR}$ = 1.5 V, and 25 °C, unless otherwise noted.

Symbol	Parameter	Min.	Тур.	Max.	Unit	
VREFDDR						
V _{INREFDDR}	Operating input voltage range	1.1	_	1.8	V	
I _{REFDDR}	Operating load current range	0.0	-	10	mA	
I _{REFDDRLIM}	Current limit I _{REFDDR} when V _{REFDDR} is forced to V _{INREFDDR} /4	10.5	15	25	mA	
I _{REFDDRQ}	Quiescent current	[1] _	8.0	_	μΑ	
Active mode -	DC			'		
V _{REFDDR}	Output voltage 1.2 V < V _{INREFDDR} < 1.8 V 0.0 mA < I _{REFDDR} < 10 mA		V _{INREFDDR} /2	_	V	
	1.1 V ≤ $V_{INREFDDR}$ ≤ 1.2 V 0.0 mA < I_{REFDDR} ≤ 1.0 mA		V _{INREFDDR} /2	_		
$V_{REFDDRTOL}$	Output voltage tolerance (T _A = 0 °C to 85 °C) 1.2 V < V _{INREFDDR} < 1.8 V 0.6 mA ≤ I _{REFDDR} ≤ 10 mA	-1.0	_	1.0	%	
	1.1 V ≤ $V_{INREFDDR}$ ≤ 1.2 V 0.0 mA < I_{REFDDR} ≤ 1.0 mA	-1.0	_	1.0		
$V_{REFDDRTOL}$	Output voltage tolerance ($T_A = -40$ °C to 105 °C), applicable to the industrial version 1.2 V < $V_{INREFDDR} < 1.8$ V 0.6 mA $\leq I_{REFDDR} \leq 10$ mA 1.1 V $\leq V_{INREFDDR} \leq 1.2$ V	-1.2 -1.2	_	1.2	%	
Vreeddrior	0.0 mA < I _{REFDDR} ≤ 1.0 mA Load regulation 1.0 mA < I _{REFDDR} < 10 mA 1.2 V < V _{INREFDDR} < 1.8 V	_	0.40	_	mV/mA	
- KEI DDKEOK	0.1 mA < I _{REFDDR} < 1.0 mA 1.1 V ≤ V _{INREFDDR} ≤ 1.2 V	_	1.15	_		
Active mode -	AC	<u> </u>	'			
t _{ONREFDDR}	Turn on time Enable to 90 % of end value V _{INREFDDR} = 1.1 V, 1.2 V, 1.8 V I _{REFDDR} = 0.0 mA	_	_	100	μѕ	
t _{OFFREFDDR}	Turn off time Disable to 10 % of initial value V _{INREFDDR} = 1.1 V, 1.2 V, 1.8 V I _{REFDDR} = 0.0 mA	_	_	10	ms	

14-channel power management integrated circuit (PMIC) for audio/video applications

Symbol	Parameter	Min.	Тур.	Max.	Unit
V _{REFDDROSH}	Startup overshoot V _{INREFDDR} = 1.1 V, 1.2 V, 1.8 V I _{REFDDR} = 0.0 mA	_	1.0	6.0	%
V _{REFDDRTLR}	Transient load response V _{INREFDDR} = 1.1 V, 1.2 V, 1.8 V	_	5.0	_	mV


^[1] When VREFDDR is off there is a quiescent current of 1.5 μ A typical.

10.4 Power generation

10.4.1 Modes of operation

The operation of the PF4210 can be reduced to five states, or modes: on, off, sleep, standby, and coin cell.

<u>Figure 7</u> shows the state diagram of the PF4210, along with the conditions to enter and exit from each state.



To complement the state diagram in Figure 7, a description of the states is provided in following sections. Note that V_{IN} must exceed the rising UVDET threshold to allow a power up.

14-channel power management integrated circuit (PMIC) for audio/video applications

See <u>Table 26</u> for the UVDET thresholds. Additionally, I²C control is not possible in the coin cell mode and the interrupt signal, INTB, is only active in sleep, standby, and on states.

10.4.1.1 On mode

The PF4210 enters the on mode after a turn on event. RESETBMCU is deasserted high in this mode of operation.

10.4.1.2 Off mode

The PF4210 enters the off mode after a turn off event. A thermal shutdown event also forces the PF4210 into the off mode.

Only VCOREDIG and VSNVS are powered in this mode of operation. To exit the off mode, a valid turn on event is required. RESETBMCU is asserted low in this mode.

10.4.1.3 Standby mode

- Depending on STANDBY pin configuration, standby is entered when the STANDBY pin is asserted. This is typically used for low-power mode of operation.
- · When STANDBY is deasserted, standby mode is exited.

A product may be designed to go into a low-power mode after periods of inactivity. The STANDBY pin is provided for board level control of going in and out of such deep sleep modes (DSM).

When a product is in DSM, it may be able to reduce the overall platform current by lowering the regulator output voltage, changing the operating mode of the regulators or disabling some regulators. The configuration of the regulators in standby is preprogrammed through the I²C interface.

Note that the STANDBY pin is programmable for active high or active low polarity, and decoding of a standby event takes into account the programmed input polarity as shown in Table 21. When the PF4210 is powered up first, regulator settings for the standby mode are mirrored from the regulator settings for the on mode. To change the STANDBY pin polarity to active low, set the STANDBYINV bit via software first, and then change the regulator settings for standby mode as required. For simplicity, STANDBY generally is referred to as active high throughout this document.

Table 21. Standby pin and polarity control

STANDBY (pin) [1]	STANDBYINV (I ² C bit) [2]	STANDBY control [3]
0	0	0
0	1	1
1	0	1
1	1	0

- [1] The state of the STANDBY pin only has influence in on mode.
- [2] Bit 6 in power control register (ADDR 0x1B)
- 3] STANDBY = 0: system is not in standby, STANDBY = 1: system is in standby

Since STANDBY pin activity is driven asynchronously to the system, a finite time is required for the internal logic to qualify and respond to the pin level changes. A programmable delay is provided to hold off the system response to a standby event. This

PF4210

DRAFT

14-channel power management integrated circuit (PMIC) for audio/video applications

allows the processor and peripherals some time after a standby instruction has been received to terminate processes to facilitate seamless entering into standby mode.

When enabled (STBYDLY = 01, 10, or 11) per <u>Table 22</u>, STBYDLY delays the standby initiated response for the entire IC, until the STBYDLY counter expires.

An allowance should be made for three additional 32 kHz cycles required to synchronize the standby event.

Table 22. STANDBY delay - initiated response

STBYDLY[1:0] [1]	Function
00	No delay
01	One 32 kHz period (default)
10	Two 32 kHz periods
11	Three 32 kHz periods

^[1] Bits [5:4] in power control register (ADDR – 0x1B)

10.4.1.4 Sleep mode

- Depending on PWRON pin configuration, sleep mode is entered when PWRON is deasserted and SWxOMODE bit is set.
- To exit sleep mode, assert the PWRON pin.

In the sleep mode, the regulator uses the set point as programmed by SW1xOFF[5:0] for SW1A/B/C and by SWxOFF[6:0] for SW2, SW3A/B, and SW4. The activated regulators maintain settings for this mode and voltage until the next turn on event. <u>Table 23</u> shows the control bits in sleep mode. During sleep mode, interrupts are active and the INTB pin reports any unmasked fault event.

Table 23. Regulator mode control

SWxOMODE	Off operational mode (sleep) [1]
0	Off
1	PFM

^[1] For sleep mode, an activated switching regulator should use the off mode set point as programmed by SW1xOFF[5:0] for SW1A/B/C and SWxOFF[6:0] for SW2, SW3A/B, and SW4.

10.4.1.5 Coin cell mode

In the coin cell state, the coin cell is the only valid power source (V_{IN} = 0.0 V) to the PMIC. No turn on event is accepted in the coin cell state. Transition to the off state requires V_{IN} surpasses UVDET threshold. RESETBMCU is held low in this mode.

If the coin cell is depleted, a complete system reset occurs. At the next application of power and the detection of a turn on event, the system is re-initialized with all I²C bits including those reset on COINPORB, which are restored to their default states.

10.4.2 State machine flow summary

<u>Table 24</u> provides a summary matrix of the PF4210 flow diagram to show the conditions needed to transition from one state to another.

PF4210

All information provided in this document is subject to legal disclaimers.

PF421(Paft DRAFT

14-channel power management integrated circuit (PMIC) for audio/video applications

Table 24. State machine flow summary

NXP Semiconductors

STATE		Next state				
		OFF	Coin cell	Sleep	Standby	ON
	OFF	X	V _{IN} < UVDET	X	X	PWRON_CFG = 0 PWRON = 1 & V _{IN} > UVDET or PWRON_CFG = 1 PWRON = 0 < 4.0 s & V _{IN} > UNDET
	Coin cell	V _{IN} > UVDET	Х	X	X	X
	Sleep	Thermal shutdown PWRON_CFG = 1 PWRON = 0 ≥ 4.0 s Any SWxOMODE = 1 & PWRONRSTEN = 1	V _{IN} < UVDET	x	X	PWRON_CFG = 0 PWRON = 1 & V _{IN} > UVDET or PWRON_CFG = 1 PWRON = 0 < 4.0 s & V _{IN} > UNDET
nitial state	Standby	Thermal shutdown PWRON_CFG = 0 PWRON = 0 All SWxOMODE = 0 or PWRON_CFG = 1 PWRON = 0 ≥ 4.0 s All SWxOMODE = 0 & PWRONRSTEN = 1	V _{IN} < UVDET	PWRON_CFG = 0 PWRON = 0 Any SWxOMODE = 1 or PWRON_CFG = 1 PWRON = 0 ≥ 4.0 s Any SWxOMODE = 1 & PWRONRSTEN = 1	X	Standby deasserted
	ON	Thermal shutdown PWRON_CFG = 0 PWRON = 0 All SWXOMODE = 0 or PWRON_CFG = 1 PWRON = 0 ≥ 4.0 s All SWXOMODE = 0 & PWRONRSTEN = 1	V _{IN} < UVDET	PWRON_CFG = 0 PWRON = 0 Any SWxOMODE = 1 or PWRON_CFG = 1 PWRON = 0 ≥ 4.0 s Any SWxOMODE = 1 & PWRONRSTEN = 1	Standby asserted	X

Turn on events 10.4.2.1

From off and sleep modes, the PMIC is powered on by a turn on event. The type of turn on event depends on the configuration of PWRON. PWRON may be configured as an active high when PWRON CFG = 0, or as the input of a mechanical switch when PWRON CFG = 1. V_{IN} must be greater than UVDET for the PMIC to turn on.

When PWRON is configured as an active high and PWRON is high (pulled up to VSNVS) before V_{IN} is valid, a V_{IN} transition from 0.0 V to a voltage greater than UVDET is also a turn on event. See Figure 7 and the Table 24 for more details. Any regulator enabled in the sleep mode remains enabled when transitioning from sleep to on, the regulator does not turn off and then on again to match the startup sequence. Detailed description of the PWRON configurations are as follows:

- If PWRON CFG = 0, the PWRON signal is high and V_{IN} > UVDET, the PMIC turns on; the interrupt and sense bits, PWRONI and PWRONS respectively are set
- If PWRON CFG = 1, V_{IN} > UVDET and PWRON transitions from high to low, the PMIC turns on; the interrupt and sense bits, PWRONI and PWRONS respectively are set

The sense bit shows the real time status of the PWRON pin. In this configuration, the PWRON input can be a mechanical switch debounced through a programmable debouncer, PWRONDBNC[1:0], to avoid a response to a very short (unintentional) key press. The interrupt is generated for both the falling and the rising edge of the PWRON

DRAF

14-channel power management integrated circuit (PMIC) for audio/video applications

pin. By default, a 30 ms interrupt debounce is applied to both falling and rising edges. The falling edge debounce timing can be extended with PWRONDBNC[1:0] as defined in Table 25. The interrupt is cleared by software, or when cycling through the off mode.

Table 25. PWRON hardware debounce bit settings

Bits	State [1]	Turn on debounce (ms)	Falling edge INT debounce (ms)	Rising edge INT debounce (ms)
PWRONDBNC[1:0]	00	0.0	31.25	31.25
	01	31.25	31.25	31.25
	10	125	125	31.25
	11	750	750	31.25

^[1] The sense bit, PWRONS is not debounced and follows the state of the PWRON pin.

10.4.2.2 Turn off events

10.4.2.2.1 PWRON pin

The PWRON pin is used to power off the PF4210. The PWRON pin can be configured with OTP to power off the PMIC under the following two conditions:

- 1. PWRON CFG bit = 0, SWxOMODE bit = 0 and PWRON pin is low
- 2. PWRON_CFG bit = 1, SWxOMODE bit = 0, PWRONRSTEN = 1 and PWRON is held low for longer than 4.0 seconds. Alternatively, the system can be configured to restart automatically by setting the RESTARTEN bit.

10.4.2.2.2 Thermal protection

If the die temperature surpasses a given threshold, the thermal protection circuit powers off the PMIC to avoid damage. A turn on event does not power on the PMIC while it is in thermal protection.

The part remains in off mode until the die temperature decreases below a given threshold. There are no specific interrupts related to this other than the warning interrupt. See Section 8.3 "Power dissipation" for more information.

10.4.2.2.3 Undervoltage detection

When the voltage at VIN drops below the undervoltage falling threshold UVDET, the state machine transitions to the coin cell mode.

10.4.3 Power tree

The PF4210 PMIC features up to six buck regulators, one boost regulator, six general purpose LDOs, one switch/LDO combination, and a DDR voltage reference to supply voltages for the application processor and peripheral devices. The buck regulators as well as the boost regulator are supplied directly from the main input supply (V_{IN}). The inputs to all of the buck regulators must be tied to VIN, whether they are powered on or off.

The six general use LDO regulators are directly supplied from the main input supply or from the switching regulators depending on the application requirements. Since VREFDDR is intended to provide DDR memory reference voltage, it is supplied by any rail supplying voltage to DDR memories; the typical application recommends the use

PF4210

All information provided in this document is subject to legal disclaimers.

14-channel power management integrated circuit (PMIC) for audio/video applications

of SW3 as the input supply for VREFDDR. VSNVS is supplied by either the main input supply or the coin cell. See <u>Table 26</u> for a summary of all power supplies provided by the PF4210.

Table 26. Power tree summary

Table 20. TO	wer tree summary		
Supply	Output voltage (V)	Step size (mV)	Maximum load current (mA)
SW1A/B	0.3 to 1.875	25	2500
SW1C	0.3 to 1.875	25	2000
SW2	0.4 to 3.3	25/50	2500
SW3A/B	0.4 to 3.3	25/50	1500 ^[1]
SW4	0.5*SW3A_OUT, 0.4 to 3.3	25/50	1000
SWBST	5.00/5.05/5.10/5.15	50	600
VGEN1	0.80 to 1.55	50	100
VGEN2	0.80 to 1.55	50	250
VGEN3	1.8 to 3.3	100	100
VGEN4	1.8 to 3.3	100	350
VGEN5	1.8 to 3.3	100	100
VGEN6	1.8 to 3.3	50	200
VSNVS	1.0 to 3.0	NA	1.8 (consumer version) 1.0 (industrial version)
VREFDDR	0.5*SW3A_OUT	NA	10

^[1] Current rating per independent phase, when SW3A/B is set in single or dual phase, current capability is up to 3000 mA.


<u>Figure 8</u> shows a simplified power map with various recommended options to supply the different block within the PF4210, as well as the typical application voltage domain on the i.MX processor. Note that each application power tree is dependent upon the system's voltage and current requirements, therefore a proper input voltage should be selected for the regulators.

The minimum operating voltage for the main V_{IN} supply is 2.8 V, for lower voltage proper operation is not guaranteed. However at initial power up, the input voltage must surpass the rising UVDET threshold before proper operation is guaranteed. <u>Table 27</u> summarizes the UVDET thresholds.

Table 27. UVDET threshold

UVDET threshold	V _{IN}
Rising	3.1 V
Falling	2.65 V

14-channel power management integrated circuit (PMIC) for audio/video applications



10.4.4 Buck regulators

Each buck regulator is capable of operating in PFM, APS, and PWM switching modes.

10.4.4.1 Current limit

Each buck regulator has a programmable current limit. In an overcurrent condition, the current is limited cycle-by-cycle. If the current limit condition persists for more than 8.0 ms, a fault interrupt is generated.

14-channel power management integrated circuit (PMIC) for audio/video applications

10.4.4.2 General control

To improve system efficiency the buck regulators can operate in different switching modes. Changing between switching modes can occur by any of the following means: I^2C programming, exiting/entering the standby mode, exiting/entering sleep mode, and load current variation.

Available switching modes for buck regulators are presented in Table 28.

Table 28. Switching mode description

Mode	Description
OFF	The regulator is switched off and the output voltage is discharged.
PFM	In this mode, the regulator is always in PFM mode, which is useful at light loads for optimized efficiency.
PWM	In this mode, the regulator is always in PWM mode operation regardless of load conditions.
APS	In this mode, the regulator moves automatically between pulse skipping mode and PWM mode depending on load conditions.

During soft start of the buck regulators, the controller transitions through the PFM, APS, and PWM switching modes. 3.0 ms (typical) after the output voltage reaches regulation, the controller transitions to the selected switching mode. Depending on the particular switching mode selected, additional ripple is observed on the output voltage rail as the controller transitions between switching modes.

Table 29 summarizes the buck regulator programmability for normal and standby modes.

Table 29. Regulator mode control

SWxMODE[3:0]	Normal mode	Standby mode
0000	Off	Off
0001	PWM	Off
0010	Reserved	Reserved
0011	PFM	Off
0100	APS	Off
0101	PWM	PWM
0110	PWM	APS
0111	Reserved	Reserved
1000 (by default)	APS	APS
1001	Reserved	Reserved
1010	Reserved	Reserved
1011	Reserved	Reserved
1100	APS	PFM
1101	PWM	PFM
1110	Reserved	Reserved
1111	Reserved	Reserved

Transitioning between normal and standby modes can affect a change in switching modes as well as output voltage. The rate of the output voltage change is controlled by

14-channel power management integrated circuit (PMIC) for audio/video applications

the dynamic voltage scaling (DVS), explained in <u>Section 10.4.4.2.1 "Dynamic voltage scaling"</u>. For each regulator, the output voltage options are the same for normal and standby modes.

When in standby mode, the regulator outputs the voltage programmed in its standby voltage register and operates in the mode selected by the SWxMODE[3:0] bits. Upon exiting standby mode, the regulator returns to its normal switching mode and its output voltage programmed in its voltage register.

Any regulators whose SWxOMODE bit is set to "1" enters sleep mode if a PWRON turn off event occurs, and any regulator whose SWxOMODE bit is set to "0" turns off. In sleep mode, the regulator outputs the voltage programmed in its off (sleep) voltage register and operates in the PFM mode. The regulator exits the sleep mode when a turn on event occurs. Any regulator whose SWxOMODE bit is set to "1" remains on and change to its normal configuration settings when exiting the sleep state to the on state. Any regulator whose SWxOMODE bit is set to "0" is powered up with the same delay in the start up sequence as when powering on from off. At this point, the regulator returns to its default on state output voltage and switch mode settings.

<u>Table 23</u> shows the control bits in sleep mode. When sleep mode is activated by the SWxOMODE bit, the regulator uses the set point as programmed by SW1xOFF[5:0] for SW1A/B/C and by SWxOFF[6:0] for SW2, SW3A/B, and SW4.

10.4.4.2.1 Dynamic voltage scaling

To reduce overall power consumption, processor core voltage can be varied depending on the mode or activity level of the processor.

- Normal operation: The output voltage is selected by I²C bits SW1x[5:0] for SW1A/B/C and SWx[6:0] for SW2, SW3A/B, and SW4. A voltage transition initiated by I²C is governed by the DVS stepping rates shown in <u>Table 32</u> and <u>Table 33</u>.
- 2. Standby mode: The output voltage can be higher, or lower than in normal operation, but is typically selected to be the lowest state retention voltage of a given processor; it is selected by I²C bits SW1xSTBY[5:0] for SW1A/B/C and by bits SWxSTBY[6:0] for SW2, SW3A/B, and SW4. Voltage transitions initiated by a Standby event are governed by the SW1xDVSSPEED[1:0] and SWxDVSSPEED[1:0] I²C bits shown in Table 32 and Table 33 respectively.
- 3. Sleep mode: The output voltage can be higher or lower than in normal operation, but is typically selected to be the lowest state retention voltage of a given processor; it is selected by I²C bits SW1xOFF[5:0] for SW1A/B/C and by bits SWxOFF[6:0] for SW2, SW3A/B, and SW4. Voltage transitions initiated by a turn off event are governed by the SW1xDVSSPEED[1:0] and SWxDVSSPEED[1:0] I²C bits shown in <u>Table 32</u> and <u>Table 33</u> respectively.

<u>Table 30</u>, <u>Table 31</u>, <u>Table 32</u>, and <u>Table 33</u> summarize the set point control and DVS time stepping applied to all regulators.

Table 30. DVS control logic for SW1A/B/C

STANDBY	Set point selected by
0	SW1x[5:0]
1	SW1xSTBY[5:0]

PF421 PAFT DRAFT

NXP Semiconductors

Table 31. DVS control logic for SW2, SW3A/B, and SW4

rable of: Dro control logic for ottz, ottorab,	on Bro control logic for ottz, ottorib, and otta	
STANDBY	Set point selected by	
0	SWx[6:0]	
1	SWxSTBY[6:0]	

14-channel power management integrated circuit (PMIC) for audio/video applications

Table 32. DVS speed selection for SW1A/B/C


SW1xDVSSPEED[1:0]	Function
00	25 mV step each 2.0 μs
01 (default)	25 mV step each 4.0 μs
10	25 mV step each 8.0 μs
11	25 mV step each 16 μs

Table 33. DVS speed selection for SW2, SW3A/B, and SW4

SWxDVSSPEED[1:0]	Function SWx[6] = 0 or SWxSTBY[6] = 0	Function SWx[6] = 1 or SWxSTBY[6] = 1
00	25 mV step each 2.0 µs	50 mV step each 4.0 μs
01 (default)	25 mV step each 4.0 μs	50 mV step each 8.0 μs
10	25 mV step each 8.0 μs	50 mV step each 16 μs
11	25 mV step each 16 µs	50 mV step each 32 μs

The regulators have a strong sourcing and sinking capability in PWM mode, therefore the fastest rising and falling slopes are determined by the regulator in PWM mode. However, if the regulators are programmed in PFM or APS mode during a DVS transition, the falling slope can be influenced by the load. Additionally, as the current capability in PFM mode is reduced, controlled DVS transitions in PFM mode could be affected. Critically timed DVS transitions are best assured with PWM mode operation.

The following diagram shows the general behavior for the regulators when initiated with I²C programming, or standby control. During the DVS period the overcurrent condition of the regulator should be masked.



All information provided in this document is subject to legal disclaimers

42 10

DRAFT DRAFT DRAFT

14-channel power management integrated circuit (PMIC) for audio/video applications

10.4.4.2.2 Regulator phase clock

The SWxPHASE[1:0] bits select the phase of the regulator clock as shown in $\underline{\text{Table 34}}$. By default, each regulator is initialized at 90 ° out of phase with respect to each other. For example, SW1x is set to 0 °, SW2 is set to 90 °, SW3A/B is set to 180 °, and SW4 is set to 270 ° by default at power up.

Table 34. Regulator phase clock selection

SWxPHASE[1:0]	Phase of clock sent to regulator (degrees)	
00	0	
01	90	
10	180	
11	270	

The SWxFREQ[1:0] register is used to set the desired switching frequency for each one of the buck regulators. <u>Table 36</u> shows the selectable options for SWxFREQ[1:0]. For each frequency, all phases are available, allowing regulators operating at different frequencies to have different relative switching phases. However, not all combinations are practical. For example, 2.0 MHz, 90 ° and 4.0 MHz, 180 ° are the same in terms of phasing. <u>Table 35</u> shows the optimum phasing when using more than one switching frequency.

Table 35. Optimum phasing

Frequencies	Optimum phasing
1.0 MHz	0 °
2.0 MHz	180 °
1.0 MHz	0 °
4.0 MHz	180 °
2.0 MHz	0 °
4.0 MHz	180 °
1.0 MHz	0°
2.0 MHz	90°
4.0 MHz	90°

Table 36. Regulator frequency configuration

SWxFREQ[1:0]	Frequency
00	1.0 MHz
01	2.0 MHz
10	4.0 MHz
11	Reserved

10.4.4.2.3 Programmable maximum current

The maximum current, $ISWx_{MAX}$, of each buck regulator is programmable. This allows the use of smaller inductors where lower currents are required. Programmability is accomplished by choosing the number of paralleled power stages in each regulator. The

PF4210

All information provided in this document is subject to legal disclaimers.

NXP Semiconductors

PF4210 AFT DRAFT

DRAFT DRAFT DRAFT

14-channel power management integrated circuit (PMIC) for audio/video applications

SWx_PWRSTG[2:0] bits in <u>Table 136</u> of the register map control the number of power stages.

See <u>Table 37</u> for the programmable options. Bit[0] must always be enabled to ensure the stage with the current sensor is used. The default setting, SWx_PWRSTG[2:0] = 111, represents the highest maximum current. The current limit for each option is also scaled by the percentage of power stages enabled.

Table 37. Programmable current configuration

Regulators	Control bit	Control bits		% of power stages enabled	Rated current (A)
SW1AB	SW1AB_P	SW1AB_PWRSTG[2:0]			ISW1AB _{MAX}
	0	0	1	40 %	1.0
	0	1	1	80 %	2.0
	1	0	1	60 %	1.5
	1	1	1	100 %	2.5
SW1C	SW1C_PW	SW1C_PWRSTG[2:0]			ISW1C _{MAX}
	0	0	1	43 %	0.9
	0	1	1	58 %	1.2
	1	0	1	86 %	1.7
	1	1	1	100 %	2.0
SW2	SW2_PWR	RSTG[2:0]			ISW2 _{MAX}
	0	0	1.	38%	0.75
	0	1	1	75%	1.5
	1	0	1	63 %	1.25
	1	1	1	100 %	2.5
SW3A	SW3A_PW	SW3A_PWRSTG[2:0]			ISW3A _{MAX}
	0	0	1	40 %	0.5
	0	1	1	80 %	1.0
	1	0	1	60 %	0.75
	1	1	1	100 %	1.5
SW3B	SW3B_PW	SW3B_PWRSTG[2:0]			ISW3B _{MAX}
	0	0	1	40 %	0.5
	0	1	1	80 %	1.0
	1	0	1	60 %	0.75
	1	1	1	100 %	1.5
SW4	SW4_PWR	SW4_PWRSTG[2:0]			ISW4 _{MAX}
	0	0	1	50 %	0.5
	0	1	1	75 %	0.75
	1	0	1	75 %	0.75
	1	1	1	100 %	1.0

10.4.4.3 SW1A/B/C

SW1/A/B/C are 2.5 A to 4.5 A buck regulators which can be configured in various phasing schemes, depending on the desired cost/ performance trade-offs. The following configurations are available:

- SW1A/B/C single phase with one inductor
- SW1A/B as a single phase with one inductor and SW1C in independent mode with one inductor
- SW1A/B as a dual phase with two inductors and SW1C in independent mode with one inductor

The desired configuration is programmed by OTP by using SW1_CONFIG[1:0] bits in the register map <u>Table 135</u>, as shown in <u>Table 38</u>.

PF4210

All information provided in this document is subject to legal disclaimers.

NXP Semiconductors

PF4210 AFT DRAFT

14-channel power management integrated circuit (PMIC) for audio/video applications

Table 38. SW1 configuration


SW1_CONFIG[1:0]	Description
00	A/B/C single phase
01	A/B single phase, C independent mode
10	A/B dual phase, C independent mode
11	Reserved

10.4.4.3.1 SW1A/B/C single phase

In this configuration, all phases A, B, and C are connected together to a single inductor, thus, providing up to 4.50 A current capability for high current applications. The feedback and all other controls are accomplished by use of pin SW1CFB and SW1C control registers, respectively. Figure 10 shows the connection for SW1A/B/C in single phase mode.

During single phase mode operation, all three phases use the same configuration for frequency, phase, and DVS speed set in SW1CCONF register. However, the same configuration settings for frequency, phase, and DVS speed setting on SW1AB registers should be used. The SW1FB pin should be left floating in this configuration.

14-channel power management integrated circuit (PMIC) for audio/video applications




10.4.4.3.2 SW1A/B single phase - SW1C independent mode

In this configuration, SW1A/B is connected as a single phase with a single inductor, while SW1C is used as an independent output, using its own inductor and configurations parameters. This configuration allows reduced component count by using only one inductor for SW1A/B. As mentioned before, SW1A/B and SW1C operate independently from one another, thus, they can be operated with a different voltage set point for normal, standby, and sleep modes, as well as switching mode selection and on/off control. Figure 11 shows the physical connection for SW1A/B in single phase and SW1C as an independent output.

DRAF

14-channel power management integrated circuit (PMIC) for audio/video applications




Both SW1ALX and SW1BLX nodes operate at the same DVS, frequency, and phase configured by the SW1ABCONF register, while SW1CLX node operates independently, using the configuration in the SW1CCONF register.

10.4.4.3.3 SW1A/B dual phase - SW1C independent mode

In this mode, SW1A/B is connected in dual phase mode using one inductor per switching node, while SW1C is used as an independent output using its own inductor and configuration parameters. This mode provides a smaller output voltage ripple on the SW1A/B output. SW1A/B and SW1C operate independently from one another, thus, they can be operated with a different voltage set point for normal, standby, and sleep modes, as well as switching mode selection and on/off control. Figure 12 shows the physical connection for SW1A/B in dual phase and SW1C as an independent output.

DRAF

14-channel power management integrated circuit (PMIC) for audio/video applications



In this mode of operation, SW1ALX and SW1BLX nodes operate automatically at 180 ° phase shift from each other and use the same frequency and DVS configured by SW1ABCONF register, while SW1CLX node operate independently using the configuration in the SW1CCONF register.

10.4.4.3.4 SW1A/B/C setup and control registers

SW1A/B and SW1C output voltages are programmable from 0.300 V to 1.875 V in steps of 25 mV. The output voltage set point is independently programmed for normal, standby, and sleep mode by setting the SW1x[5:0], SW1xSTBY[5:0], and SW1xOFF[5:0] bits respectively. Table 39 shows the output voltage coding for SW1A/B or SW1C.

Note: Voltage set points of 0.6 V and below are not supported.

Table 39. SW1A/B/C output voltage configuration

Set point	SW1x[5:0] SW1xSTBY[5:0] SW1xOFF[5:0]	SW1x output (V)	Set point	SW1x[5:0] SW1xSTBY[5:0] SW1xOFF[5:0]	SW1x output (V)
0	000000	0.3000	32	100000	1.1000
1	000001	0.3250	33	100001	1.1250
2	000010	0.3500	34	100010	1.1500

PF4210

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2017. All rights reserved.

NXP Semiconductors

PF4210 AFT DRAFT

14-channel power management integrated circuit (PMIC) for audio/video applications

Set point	SW1x[5:0] SW1xSTBY[5:0] SW1xOFF[5:0]	SW1x output (V)	Set point	SW1x[5:0] SW1xSTBY[5:0] SW1xOFF[5:0]	SW1x output (V)
3	000011	0.3750	35	100011	1.1750
4	000100	0.4000	36	100100	1.2000
5	000101	0.4250	37	100101	1.2250
6	000110	0.4500	38	100110	1.2500
7	000111	0.4750	39	100111	1.2750
8	001000	0.5000	40	101000	1.3000
9	001001	0.5250	41	101001	1.3250
10	001010	0.5500	42	101010	1.3500
11	001011	0.5750	43	101011	1.3750
12	001100	0.6000	44	101100	1.4000
13	001101	0.6250	45	101101	1.4250
14	001110	0.6500	46	101110	1.4500
15	001111	0.6750	47	101111	1.4750
16	010000	0.7000	48	110000	1.5000
17	010001	0.7250	49	110001	1.5250
18	010010	0.7500	50	110010	1.5500
19	010011	0.7750	51	110011	1.5750
20	010100	0.8000	52	110100	1.6000
21	010101	0.8250	53	110101	1.6250
22	010110	0.8500	54	110110	1.6500
23	010111	0.8750	55	110111	1.6750
24	011000	0.9000	56	111000	1.7000
25	011001	0.9250	57	111001	1.7250
26	011010	0.9500	58	111010	1.7500
27	011011	0.9750	59	111011	1.7750
28	011100	1.0000	60	111100	1.8000
29	011101	1.0250	61	111101	1.8250
30	011110	1.0500	62	111110	1.8500
31	011111	1.0750	63	111111	1.8750

Table 40 provides a list of registers used to configure and operate SW1A/B/C and a detailed description on each one of these register is provided in Table 41 to Table 50.

Table 40. SW1A/B/C register summary

Register	Address	Output
SW1ABVOLT	0x20	SW1AB output voltage set point in normal operation
SW1ABSTBY	0x21	SW1AB output voltage set point on standby
SW1ABOFF	0x22	SW1AB output voltage set point on sleep
SW1ABMODE	0x23	SW1AB switching mode selector register
SW1ABCONF	0x24	SW1AB DVS, phase, frequency and ILIM configuration
SW1CVOLT	0x2E	SW1C output voltage set point in normal operation
SW1CSTBY	0x2F	SW1C output voltage set point in standby
SW1COFF	0x30	SW1C output voltage set point in sleep
SW1CMODE	0x31	SW1C switching mode selector register
SW1CCONF	0x32	SW1C DVS, phase, frequency and ILIM configuration

Table 41. Register SW1ABVOLT - ADDR 0x20

Name	Bit #	R/W	Default	Description		
SW1AB	5:0	R/W	0x00	Sets the SW1AB output voltage during normal operation mode. See <u>Table 39</u> for all possible configurations.		
UNUSED	7:6	_	0x00	unused		

Table 42. Register SW1ABSTBY - ADDR 0x21

Name	Bit #	R/W	Default	Description
SW1ABSTBY	5:0	R/W		Sets the SW1AB output voltage during standby mode. See <u>Table 39</u> for all possible configurations.
UNUSED	7:6	_	0x00	unused

Table 43. Register SW1ABOFF - ADDR 0x22

Name	Bit #	R/W	Default	Description
SW1ABOFF	5:0	R/W		Sets the SW1AB output voltage during sleep mode. See <u>Table 39</u> for all possible configurations.
UNUSED	7:6	-	0x00	unused

Table 44. Register SW1ABMODE - ADDR 0x23

Name	Bit #	R/W	Default	Description
SW1ABMODE	3:0	R/W	0x08	Sets the SW1AB switching operation mode. See <u>Table 29</u> for all possible configurations.
UNUSED	4	_	0x00	unused
SW1ABOMODE	5	R/W	0x00	Set status of SW1AB when in sleep mode • 0 = OFF • 1 = PFM
UNUSED	7:6	_	0x00	unused

Table 45. Register SW1ABCONF – ADDR 0x24

Name	Bit #	R/W	Default	Description
SW1ABILIM	0	R/W	0x00	SW1AB current limit level selection • 0 = High level current limit • 1 = Low level current limit
UNUSED	1	R/W	0x00	unused
SW1ABFREQ	3:2	R/W	0x00	SW1A/B switching frequency selector. See <u>Table 36</u> .
SW1ABPHASE	5:4	R/W	0x00	SW1A/B phase clock selection. See Table 34.
SW1ABDVSSPEED	7:6	R/W	0x00	SW1A/B DVS speed selection. See Table 33.

Table 46. Register SW1CVOLT - ADDR 0x2E

Name	Bit#	R/W	Default	Description
SW1C	5:0	R/W	0x00	Sets the SW1C output voltage during normal operation mode. See <u>Table 39</u> for all possible configurations.
UNUSED	7:6	_	0x00	unused

Table 47. Register SW1CSTBY - ADDR 0x2F

Name	Bit #	R/W	Default	Description
SW1CSTBY	5:0	R/W		Sets the SW1C output voltage during standby mode. See <u>Table 39</u> for all possible configurations.
UNUSED	7:6	-	0x00	unused

Table 48. Register SW1COFF - ADDR 0x30

Name	Bit #	R/W	Default	Description
SW1COFF	5:0	R/W	0x00	Sets the SW1C output voltage during sleep mode. See <u>Table 39</u> for all possible configurations.
UNUSED	7:6	_	0x00	unused

Table 49. Register SW1CMODE - ADDR 0x31

Name	Bit #	R/W	Default	Description
SW1CMODE	3:0	R/W	0x08	Sets the SW1C switching operation mode. See <u>Table 29</u> for all possible configurations.
UNUSED	4	_	0x00	unused
SW1COMODE	5	R/W	0x00	Set status of SW1C when in sleep mode • 0 = OFF • 1 = PFM
UNUSED	7:6	_	0x00	unused

Table 50. Register SW1CCONF – ADDR 0x32

Name	Bit#	R/W	Default	Description
SW1CILIM	0	R/W	0x00	SW1C current limit level selection • 0 = High level current limit • 1 = Low level current limit
UNUSED	1	R/W	0x00	unused
SW1CFREQ	3:2	R/W	0x00	SW1C switching frequency selector. See <u>Table 36</u> .
SW1CPHASE	5:4	R/W	0x00	SW1C phase clock selection. See Table 34.
SW1CDVSSPEED	7:6	R/W	0x00	SW1C DVS speed selection. See Table 32.

14-channel power management integrated circuit (PMIC) for audio/video applications

10.4.4.3.5 SW1A/B/C external components

Table 51. SW1A/B/C external component recommendations

Components	Description		Mode			
		A/B/C single phase	A/B single - C independent mode	A/B dual - C independent mode		
C _{INSW1A} [1]	SW1A input capacitor	4.7 µF	4.7 µF	4.7 µF		
C _{IN1AHF} ^[1]	SW1A decoupling input capacitor	0.1 µF	0.1 μF	0.1 μF		
C _{INSW1B} ^[1]	SW1B input capacitor	4.7 µF	4.7 μF	4.7 µF		
C _{IN1BHF} ^[1]	SW1B decoupling input capacitor	0.1 µF	0.1 μF	0.1 μF		
C _{INSW1C} [1]	SW1C input capacitor	4.7 µF	4.7 μF	4.7 µF		
C _{IN1CHF}	SW1C decoupling input capacitor	0.1 µF	0.1 μF	0.1 μF		
C _{OSW1AB} ^[1]	SW1A/B output capacitor	6 x 22 μF	2 x 22 µF	4 x 22 μF		
C _{OSW1C} ^[1]	SW1C output capacitor	-	3 x 22 μF	3 x 22 μF		
L _{SW1A}	SW1A inductor	1.0 µH	1.0 µH	1.0 µH		
L _{SW1B}	SW1B inductor	_	_	1.0 µH		
L _{SW1C}	SW1C inductor	_	1.0 µH	1.0 µH		

^[1] Use X5R or X7R capacitors.

10.4.4.3.6 SW1A/B/C specifications

Table 52. SW1A/B/C electrical characteristics

All parameters are specified at T_{MIN} to T_{MAX} (see Table 4), $V_{IN} = VIN_{SW1x} = 3.6 \text{ V}$, $V_{SW1x} = 1.2 \text{ V}$, $I_{SW1x} = 100 \text{ mA}$, $SW1x_PWRSTG[2:0] = [111]$, typical external component values, $f_{SW1x} = 2.0 \text{ MHz}$, unless otherwise noted. Typical values are characterized at $V_{IN} = VIN_{SW1x} = 3.6 \text{ V}$, $V_{SW1x} = 1.2 \text{ V}$, $I_{SW1x} = 100 \text{ mA}$, $SW1x_PWRSTG[2:0] = [111]$, and 25 °C, unless otherwise noted.

Symbol	Parameter	Min.	Тур.	Max.	Unit		
SW1A/B/C (Single phase)							
VIN _{SW1A} VIN _{SW1B} VIN _{SW1C}	Operating input voltage	2.8	_	4.5	V		
V _{SW1ABC}	Nominal output voltage	_	Table 39	_	V		
V _{SW1ABCACC}	Output voltage accuracy PWM, APS, 2.8 V < V _{IN} < 4.5 V, 0 < I _{SW1ABC} < 4.5 A 0.625 V ≤ V _{SW1ABC} ≤ 1.450 V 1.475 V ≤ V _{SW1ABC} ≤ 1.875 V PFM, steady state, 2.8 V < V _{IN} < 4.5 V, 0 < I _{SW1ABC} < 150 mA 0.625 V < V _{SW1ABC} < 0.675 V 0.7 V < V _{SW1ABC} < 0.85 V 0.875 V < V _{SW1ABC} < 1.875 V	-25 -3.0 % -65 -45 -3.0 %	_ _ _ _	25 3.0 % 65 45 3.0 %	mV % mV mV %		
I _{SW1ABC}	Rated output load current 2.8 V < V _{IN} < 4.5 V, 0.625 V < V _{SW1ABC} < 1.875 V	_	_	4500	mA		
I _{SW1ABCLIM}	Current limiter peak current detection Current through inductor SW1ABILIM = 0 SW1ABILIM = 1	7.1 5.3	10.5 7.9	13.7 10.3	A		
V _{SW1ABCOSH}	Startup overshoot $I_{SW1ABC} = 0 \text{ mA}$ DVS clk = 25 mV/4 μ s, V_{IN} = VIN_{SW1x} = 4.5 V, V_{SW1ABC} = 1.875 V	_	_	66	mV		

NXP Semiconductors

PF4210 AFT DRAFT

Symbol	Parameter	Min.	Тур.	Max.	Unit
tON _{SW1ABC}	Turn on time				μs
	Enable to 90 % of end value			500	
	I _{SW1x} = 0 mA	-	_	500	
	DVS clk = 25 mV/4.0 μ s, V_{IN} = VIN _{SW1x} = 4.5 V, V_{SW1ABC} = 1.875 V				
f _{SW1ABC}	Switching frequency				MHz
	SW1xFREQ[1:0] = 00	_	1.0	_	
	SW1xFREQ[1:0] = 01	-	2.0	_	
	SW1xFREQ[1:0] = 10		4.0	_	
η _{SW1ABC}	Efficiency V _{IN} = 3.6 V, f _{SW1ABC} = 2.0 MHz, L _{SW1ABC} = 1.0 μH				%
	V _{IN} = 3.0 V, 1 _{SW1ABC} = 2.0 Winz, L _{SW1ABC} = 1.0 μm PFM, 0.9 V, 1.0 mA		77	_	
	PFM, 1.2 V, 50 mA	+	82	-	
	APS, PWM, 1.2 V, 850 mA	-	86	-	
	APS, PWM, 1.2 V, 1275 mA		84 80	Z	
	APS, PWM, 1.2 V, 2125 mA APS, PWM, 1.2 V, 4500 mA	_	68		
ΔV _{SW1ABC}	Output ripple		10	_	mV
V _{SW1ABCLIR}	Line regulation (APS, PWM)			20	mV
		_	_		
V _{SW1ABCLOR}	DC load regulation (APS, PWM)	_		20	mV
V _{SW1ABCLOTR}	Transient load regulation Transient load = 0 to 2.25 A, di/dt = 100 mA/µs				mV
	Overshoot	7- 1	_	50	
	Undershoot	- /	-	50	
I _{SW1ABCQ}	Quiescent current				μA
	PFM mode	-	18	_	
	APS mode	<u> </u>	145	-	
R _{SW1ABCDIS}	Discharge resistance		600	_	Ω
SW1A/B (Single/	/ dual phase)				
VIN _{SW1A}	Operating input voltage	2.8	_	4.5	V
VIN _{SW1B}	Nominal autout valtage	_	Table 39	_	V
V _{SW1AB}	Nominal output voltage	_	Table 39	_	V
V _{SW1ABACC}	Output voltage accuracy PWM, APS, 2.8 V < V _{IN} < 4.5 V, 0 < I _{SW1AB} < 2.5 A				
	0.625 V ≤ V _{SW1AB} ≤ 1.450 V	-25	_	25	mV
	1.475 V ≤ V _{SW1AB} ≤ 1.875 V	-3.0 %	_	3.0 %	%
	PFM, steady state, 2.8 V < V_{IN} < 4.5 V, 0 < I_{SW1AB} < 150 mA	-65		65	mV
	0.625 V < V _{SW1AB} < 0.675 V	-65 -45		45	mV
	0.7 V < V _{SW1AB} < 0.85 V 0.875 V < V _{SW1AB} < 1.875 V	-3.0 %	_	3.0 %	%
I	Rated output load current,				mA
I _{SW1AB}	2.8 V < V _{IN} < 4.5 V, 0.625 V < V _{SW1AB} < 1.875 V	_	_	2500	IIIA
I _{SW1ABLIM}	Current limiter peak current detection				Α
OWIADEIN	SW1A/B single phase (current through inductor)				
	SW1ABILIM = 0	4.5	6.5	8.5	
	SW1ABILIM = 1	3.3	4.9	6.4	
	SW1A/B dual phase (current through inductor per phase) SW1ABILIM = 0	2.2	3.2	4.3	
	SW1ABILIM = 1	1.6	2.4	3.2	
V _{SW1ABOSH}	Start-up overshoot				mV
-	I _{SW1AB} = 0.0 mA				
	DVS clk = 25 mV/4 μ s, $V_{IN} = VIN_{SW1x} = 4.5 \text{ V}$, $V_{SW1AB} = 1.875 \text{ V}$	_	_	66	
tON _{SW1AB}	Turn-on time			500	μs
	Enable to 90 % of end value	_	_	500	
	I_{SW1AB} = 0.0 mA DVS clk = 25 mV/4 µs, V_{IN} = VIN _{SW1x} = 4.5 V, V_{SW1AB} = 1.875 V				
	, OTTIAL OTTIAL	1			
fsw1AB	Switching frequency				MHZ
f _{SW1AB}	Switching frequency SW1ABFREQ[1:0] = 00	_	1.0	_	MHz
f _{SW1AB}		_	1.0 2.0 4.0		MHZ


NXP Semiconductors

PF4210 AFT DRAFT

Symbol	Parameter	Min.	Тур.	Max.	Unit
η _{SW1AB}	Efficiency (single phase)				%
	$V_{IN} = 3.6 \text{ V}, f_{SW1AB} = 2.0 \text{ MHz}, L_{SW1AB} = 1.0 \mu\text{H}$				
	PFM, 0.9 V, 1.0 mA	_	82	_	
	PFM, 1.2 V, 50 mA	_	84 86	_	
	APS, PWM, 1.2 V, 500 mA APS, PWM, 1.2 V, 750 mA		87		
	APS, PWM, 1.2 V, 750 mA APS, PWM, 1.2 V, 1250 mA	_	82	_	
	APS, PWM, 1.2 V, 1230 mA	_	71	_	
ΔV _{SW1AB}	Output ripple		10		mV
V _{SW1ABLIR}	Line regulation (APS, PWM)		_	20	mV
V _{SW1ABLOR}	DC load regulation (APS, PWM)			20	mV
V _{SW1ABLOTR}	Transient load regulation			20	mV
V SW1ABLOTR	Transient load = 0 to 1.25 A, di/dt = 100 µs				IIIV
	Overshoot	_	_ \	50	
	Undershoot			50	
l	Quiescent current				μA
I _{SW1ABQ}	PFM mode		18		μΑ
	APS mode		235	_	
R _{ONSW1AP}	SW1A P-MOSFET R _{DS(on)}				mΩ
ONSWIAF	VIN _{SW1A} = 3.3 V	-	215	245	
R _{ONSW1AN}	SW1A N-MOSFET R _{DS(on)}				mΩ
- ONSWIAN	VIN _{SW1A} = 3.3 V	-	258	326	
I _{SW1APQ}	SW1A P-MOSFET leakage current		-		μA
-SWIAFQ	VIN _{SW1A} = 4.5 V	_	_	7.5	Part
1	SW1A N-MOSFET leakage current				
I _{SW1ANQ}	VIN _{SW1A} = 4.5 V	7		2.5	μA
				2.0	
R _{ONSW1BP}	SW1B P-MOSFET $R_{DS(on)}$ VIN _{SW1B} = 3.3 V		215	245	mΩ
		_	213	245	
R _{ONSW1BN}	SW1B N-MOSFET R _{DS(on)}		050	200	mΩ
	VIN _{SW1B} = 3.3 V	_	258	326	
I _{SW1BPQ}	SW1B P-MOSFET leakage current				μA
	VIN _{SW1B} = 4.5 V	_	_	7.5	
I _{SW1BNQ}	SW1B N-MOSFET leakage current				μA
	VIN _{SW1B} = 4.5 V	_	_	2.5	
R _{SW1ABDIS}	Discharge resistance	_	600	_	Ω
SW1C (independ	lent)				
VIN _{SW1C}	Operating input voltage				V
		2.8	_	4.5	
V _{SW1C}	Nominal output voltage	_	Table 39	_	V
V _{SW1CACC}	Output voltage accuracy				
V SW1CACC	PWM, APS, 2.8 V < V _{IN} < 4.5 V, 0 < I _{SW1C} < 2.0 A				
	$0.625 \text{ V} \le \text{V}_{\text{SW1C}} \le 1.450 \text{ V}$	-25	_	25	mV
	1.475 V ≤ V _{SW1C} ≤ 1.875 V	-3.0 %	-	3.0 %	%
	PFM, steady state 2.8 V < V_{IN} < 4.5 V, 0 < I_{SW1C} < 50 mA				
	0.625 V < V _{SW1C} < 0.675 V	-65	-	65	mV
	0.7 V < V _{SW1C} < 0.85 V	-45 -3.0 %		45 3.0 %	mV %
	0.875 V < V _{SW1C} < 1.875 V	-3.0 %	_	3.0 %	70
I _{SW1C}	Rated output load current				mA
	2.8 V < V _{IN} < 4.5 V, 0.625 V < V _{SW1C} < 1.875 V	_	_	2000	
I _{SW1CLIM}	Current limiter peak current detection				Α
	Current through inductor				
	SW1CILIM = 0	2.6	4.0	5.2	
	SW1CILIM = 1	1.95	3.0	3.9	
V _{SW1COSH}	Start up overshoot				mV
	I _{SW1C} = 0 mA	_	_	66	
	DVS clk = 25 mV/4 μ s, V_{IN} = VIN_{SW1C} = 4.5 V, V_{SW1C} = 1.875 V				
tON _{SW1C}	Turn on time				μs
	Enable to 90 % of end value	-	-	500	
	I_{SW1C} = 0 mA DVS clk = 25 mV/4 µs, V_{IN} = VIN _{SW1C} = 4.5 V, V_{SW1C} = 1.875 V				

NXP Semiconductors

Symbol	Parameter	Min.	Тур.	Max.	Unit
f _{SW1C}	Switching frequency SW1CFREQ[1:0] = 00 SW1CFREQ[1:0] = 01 SW1CFREQ[1:0] = 10		1.0 2.0 4.0	_ _ _	MHz
П ѕw1С	Efficiency V _{IN} = 3.6 V, f _{SW1C} = 2.0 MHz, L _{SW1C} = 1.0 μH PFM, 0.9 V, 1.0 mA PFM, 1.2 V, 50 mA APS, PWM, 1.2 V, 400 mA APS, PWM, 1.2 V, 600 mA APS, PWM, 1.2 V, 1000 mA APS, PWM, 1.2 V, 2000 mA	-	77 78 86 84 78 65	- - - - -	%
ΔV _{SW1C}	Output ripple	-	10	-	mV
V _{SW1CLIR}	Line regulation (APS, PWM)	-	-	20	mV
V _{SW1CLOR}	DC load regulation (APS, PWM)	-		20	mV
V _{SW1CLOTR}	Transient load regulation Transient load = 0.0 mA to 1.0 A, di/dt = 100 mA/μs Overshoot Undershoot	=	=	50 50	mV
I _{SW1CQ}	Quiescent current PFM mode APS mode	2)	22 145		μА
R _{ONSW1CP}	SW1C P-MOSFET $R_{DS(nn)}$ at VIN _{SW1C} = 3.3 V	-	184	206	mΩ
R _{ONSW1CN}	SW1C N-MOSFET R _{DS(on)} at VIN _{SW1C} = 3.3 V	_	211	260	mΩ
I _{SW1CPQ}	SW1C P-MOSFET leakage current VIN _{SW1C} = 4.5 V	_	_	10.5	μΑ
I _{SW1CNQ}	SW1C N-MOSFET leakage current VIN _{SW1C} = 4.5 V	_	_	3.5	μΑ
R _{SW1CDIS}	Discharge resistance	_	600	_	Ω
			1	The second secon	



PF4210 AFT DRAFT

14-channel power management integrated circuit (PMIC) for audio/video applications




Figure 13. SW1AB efficiency waveforms: V_{IN} = 4.2 V; V_{OUT} = 1.375 V; consumer version





Figure 14. SW1AB efficiency waveforms: V_{IN} = 4.2 V; V_{OUT} = 1.375 V; industrial version

NXP Semiconductors

NXP Semiconductors







Figure 16. SW1C efficiency waveforms: V_{IN} = 4.2 V; V_{OUT} = 1.375 V; industrial version

10.4.4.4 SW2

SW2 is a single phase, 2.5 A rated buck regulator. <u>Table 28</u> describes the modes, and <u>Table 29</u> shows the options for the SWxMODE[3:0] bits.

<u>Figure 17</u> shows the block diagram and the external component connections for SW2 regulator.



10.4.4.4.1 SW2 setup and control registers

SW2 output voltage is programmable from 0.400~V to 3.300~V; however, bit SW2[6] in register SW2VOLT is read-only during normal operation. Its value is determined by the default configuration, or may be changed by using the OTP registers. Therefore, once SW2[6] is set to "0", the output is limited to the lower output voltage range from 0.400~V to 1.975~V with 25 mV increments, as determined by bits SW2[5:0]. Likewise, once bit SW2[6] is set to "1", the output voltage is limited to the higher output voltage range from 0.800~V to 3.300~V with 50 mV increments, as determined by bits SW2[5:0].

14-channel power management integrated circuit (PMIC) for audio/video applications

In order to optimize the performance of the regulator, it is recommended only voltage from 2.000~V to 3.300~V be used in the high range, and the lower range be used for voltage from 0.400~V to 1.975~V.

The output voltage set point is independently programmed for normal, standby, and sleep mode by setting the SW2[5:0], SW2STBY[5:0] and SW2OFF[5:0] bits, respectively. However, the initial state of bit SW2[6] are copied into bits SW2STBY[6], and SW2OFF[6] bits. Therefore, the output voltage range remains the same in all three operating modes. Table 53 shows the output voltage coding valid for SW2.

Note: Voltage set point of 0.6 V and below are not supported.

Table 53. SW2 output voltage configuration

Low output voltage range [1]			High outpu	High output voltage range			
Set point	SW2[6:0]	SW2 output	Set point	SW2[6:0]	SW2 output		
0	0000000	0.4000	64	1000000	0.8000		
1	0000001	0.4250	65	1000001	0.8500		
2	0000010	0.4500	66	1000010	0.9000		
3	0000011	0.4750	67	1000011	0.9500		
4	0000100	0.5000	68	1000100	1.0000		
5	0000101	0.5250	69	1000101	1.0500		
6	0000110	0.5500	70	1000110	1.1000		
7	0000111	0.5750	71	1000111	1.1500		
8	0001000	0.6000	72	1001000	1.2000		
9	0001001	0.6250	73	1001001	1.2500		
10	0001010	0.6500	74	1001010	1.3000		
11	0001011	0.6750	75	1001011	1.3500		
12	0001100	0.7000	76	1001100	1.4000		
13	0001101	0.7250	77	1001101	1.4500		
14	0001110	0.7500	78	1001110	1.5000		
15	0001111	0.7750	79	1001111	1.5500		
16	0010000	0.8000	80	1010000	1.6000		
17	0010001	0.8250	81	1010001	1.6500		
18	0010010	0.8500	82	1010010	1.7000		
19	0010011	0.8750	83	1010011	1.7500		
20	0010100	0.9000	84	1010100	1.8000		
21	0010101	0.9250	85	1010101	1.8500		
22	0010110	0.9500	86	1010110	1.9000		
23	0010111	0.9750	87	1010111	1.9500		
24	0011000	1.0000	88	1011000	2.0000		
25	0011001	1.0250	89	1011001	2.0500		
26	0011010	1.0500	90	1011010	2.1000		

ne ne

Low output voltage range ^[1]			High output voltage range			
Set point	SW2[6:0]	SW2 output	Set point	SW2[6:0]	SW2 output	
27	0011011	1.0750	91	1011011	2.1500	
28	0011100	1.1000	92	1011100	2.2000	
29	0011101	1.1250	93	1011101	2.2500	
30	0011110	1.1500	94	1011110	2.3000	
31	0011111	1.1750	95	1011111	2.3500	
32	0100000	1.2000	96	1100000	2.4000	
33	0100001	1.2250	97	1100001	2.4500	
34	0100010	1.2500	98	1100010	2.5000	
35	0100011	1.2750	99	1100011	2.5500	
36	0100100	1.3000	100	1100100	2.6000	
37	0100101	1.3250	101	1100101	2.6500	
38	0100110	1.3500	102	1100110	2.7000	
39	0100111	1.3750	103	1100111	2.7500	
40	0101000	1.4000	104	1101000	2.8000	
41	0101001	1.4250	105	1101001	2.8500	
42	0101010	1.4500	106	1101010	2.9000	
43	0101011	1.4750	107	1101011	2.9500	
44	0101100	1.5000	108	1101100	3.0000	
45	0101101	1.5250	109	1101101	3.0500	
46	0101110	1.5500	110	1101110	3.1000	
47	0101111	1.5750	111	1101111	3.1500	
48	0110000	1.6000	112	1110000	3.2000	
49	0110001	1.6250	113	1110001	3.2500	
50	0110010	1.6500	114	1110010	3.3000	
51	0110011	1.6750	115	1110011	Reserved	
52	0110100	1.7000	116	1110100	Reserved	
53	0110101	1.7250	117	1110101	Reserved	
54	0110110	1.7500	118	1110110	Reserved	
55	0110111	1.7750	119	1110111	Reserved	
56	0111000	1.8000	120	1111000	Reserved	
57	0111001	1.8250	121	1111001	Reserved	
58	0111010	1.8500	122	1111010	Reserved	
59	0111011	1.8750	123	1111011	Reserved	
60	0111100	1.9000	124	1111100	Reserved	
61	0111101	1.9250	125	1111101	Reserved	
62	0111110	1.9500	126	1111110	Reserved	

NXP Semiconductors

14-channel power management integrated circuit (PMIC) for audio/video applications

Low output voltage range ^[1]			High output voltage range		
Set point	SW2[6:0]	SW2 output	Set point	SW2[6:0]	SW2 output
63	0111111	1.9750	127	1111111	Reserved

^[1] For voltage less than 2.0 V, use set points 0 to 63.

Setup and control of SW2 is done through I²C registers listed in <u>Table 54</u>, and a detailed description of each one of the registers is provided in <u>Table 55</u> to <u>Table 59</u>.

Table 54. SW2 register summary

Register	Address	Description
SW2VOLT	0x35	Output voltage set point in normal operation
SW2STBY	0x36	Output voltage set point in standby
SW2OFF	0x37	Output voltage set point in sleep
SW2MODE	0x38	Switching mode selector register
SW2CONF	0x39	DVS, phase, frequency, and ILIM configuration

Table 55. Register SW2VOLT - ADDR 0x35

1.0.000						
Name	Bit #	R/W	Default	Description		
SW2	5:0	R/W	0x00	Sets the SW2 output voltage during normal operation mode. See <u>Table 53</u> for all possible configurations.		
SW2	6	R	0x00	Sets the operating output voltage range for SW2. Set during OTP or TBB configuration only. See Table 53 for all possible configurations.		
UNUSED	7	_	0x00	unused		

Table 56. Register SW2STBY - ADDR 0x36

Name	Bit #	R/W	Default	Description
SW2STBY	5:0	R/W	0x00	Sets the SW2 output voltage during standby mode. See <u>Table 53</u> for all possible configurations.
SW2STBY	6	R	0x00	Sets the operating output voltage range for SW2 in standby mode. This bit inherits the value configured on bit SW2[6] during OTP or TBB configuration. See Table 53 for all possible configurations.
UNUSED	7	_	0x00	unused

14-channel power management integrated circuit (PMIC) for audio/video applications

Table 57. Register SW2OFF - ADDR 0x37

Table 37. Register SW2OFF - ADDR 0X37						
Name	Bit #	R/W	Default	Description		
SW2OFF	5:0	R/W	0x00	Sets the SW2 output voltage during sleep mode. See <u>Table 53</u> for all possible configurations.		
SW2OFF	6	R	0x00	Sets the operating output voltage range for SW2 in sleep mode. This bit inherits the value configured on bit SW2[6] during OTP or TBB configuration. See <u>Table 53</u> for all possible configurations.		
UNUSED	7	-	0x00	unused		

Table 58. Register SW2MODE - ADDR 0x38

rabio cor raegia	JULI OTTEMODE	7 ID DIT ONGO			
Name	Bit #	R/W	Default	Description	
SW2MODE	3:0	R/W	0x08	Sets the SW2 switching operation mode. See <u>Table 29</u> for all possible configurations.	
UNUSED	4	-	0x00	unused	
SW2OMODE	5	R/W	0x00	Set status of SW2 when in sleep mode • 0 = OFF • 1 = PFM	
UNUSED	7:6	_	0x00	unused	

Table 59. Register SW2CONF - ADDR 0x39

Name	Bit #	R/W	Default	Description
SW2ILIM	0	R/W	0x00	SW2 current limit level selection 10 = High level current limit 1 = Low level current limit
UNUSED	1	R/W	0x00	unused
SW2FREQ	3:2	R/W	0x00	SW2 switching frequency selector. See <u>Table 36</u> .
SW2PHASE	5:4	R/W	0x00	SW2 phase clock selection. See Table 34.
SW2DVSSPEED	7:6	R/W	0x00	SW2 DVS speed selection. See Table 33.

^[1] SW2ILIM = 0 must be used if 2.5 A output load current is desired

10.4.4.4.2 SW2 external components

Table 60. SW2 external component recommendations

Table OU. SVVZ EXTER	nai component recommendations	
Components	Description	Values
C _{INSW2} [1]	SW2 input capacitor	4.7 μF
C _{IN2HF} ^[1]	SW2 decoupling input capacitor	0.1 μF
C _{OSW2} ^[1]	SW2 output capacitor	3 x 22 μF

PF4210

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2017. All rights reserved.

14-channel power management integrated circuit (PMIC) for audio/video applications

C	Components	Description	Values
L	SW2	SW2 inductor	1.0 µH

^[1] Use X5R or X7R capacitors.

10.4.4.4.3 SW2 Specifications

Table 61. SW2 electrical characteristics


All parameters are specified at T_{MIN} to T_{MAX} (see Table 4), $V_{IN} = VIN_{SW2} = 3.6 \text{ V}$, $V_{SW2} = 3.15 \text{ V}$, $I_{SW2} = 100 \text{ mA}$, $SW2_PWRSTG[2:0] = [111]$, typical external component values, $f_{SW2} = 2.0 \text{ MHz}$, unless otherwise noted. Typical values are characterized at $V_{IN} = VIN_{SW2} = 3.6 \text{ V}$, $V_{SW2} = 3.15 \text{ V}$, $I_{SW2} = 100 \text{ mA}$, $SW2_PWRSTG[2:0] = [111]$, and 25 °C, unless otherwise noted.

		Тур.	Max.	Unit
JPPLY SW2			V	
Operating input voltage	[1] 2.8	-	4.5	V
Nominal output voltage	-	Table 53	_	V
Output voltage accuracy PWM, APS, 2.8 V < V _{IN} < 4.5 V, 0 < I _{SW2} < 2.5 A 0.625 V < V _{SW2} < 0.85 V	-25	_	25	mV
$0.875 \text{ V} < \text{V}_{SW2} < 1.975$ $2.0 \text{ V} < \text{V}_{SW2} < 3.3 \text{ V}$ PFM, $2.8 \text{ V} < \text{V}_{IN} < 4.5 \text{ V}$, $0 < \text{I}_{SW2} \le 50 \text{ mA}$ $0.625 \text{ V} < \text{V}_{CM2} < 0.675 \text{ V}$	-3.0 % -6.0 %	_ _ _	3.0 % 6.0 %	% % mV
0.7 V < V _{SW2} < 0.85 V 0.875 V < V _{SW2} < 1.975 V 2.0 V < V _{SW2} < 3.3 V	-45 -3.0 % -3.0 %	_ _ _	45 3.0 % 3.0 %	mV % %
Rated output load current $2.8 \text{ V} < \text{V}_{\text{IN}} < 4.5 \text{ V}, 0.625 \text{ V} < \text{V}_{\text{SW2}} < 3.3 \text{ V}$ $2.8 \text{ V} < \text{V}_{\text{IN}} < 4.5 \text{ V}, 1.2 \text{ V} < \text{V}_{\text{SW2}} < 3.3 \text{ V}, \text{SW2LIM} = 0$		_	2500	mA
Current limiter peak current detection Current through inductor SW2ILIM = 0 SW2ILIM = 1	2.8 2.1	4.0	5.2 3.9	A
Startup overshoot $I_{SW2} = 0.0 \text{ mA}$ DVS clk = 25 mV/4 μ s, V_{IN} = VIN $_{SW2}$ = 4.5 V	_	_	66	mV
Turn on time Enable to 90 % of end value $I_{SW2} = 0.0 \text{ mA}$ DVS clk = 50 mV/8 μ s, $V_{IN} = VIN_{SW2} = 4.5 \text{ V}$	_	_	550	μs
Switching frequency SW2FREQ[1:0] = 00 SW2FREQ[1:0] = 01 SW2FREQ[1:0] = 10	_ _ _	1.0 2.0 4.0	_ _ _	MHz
Efficiency V_{IN} = 3.6 V, f_{SW2} = 2.0 MHz, L_{SW2} = 1.0 μ H				%
PFM, 3.15 V, 1.0 mA PFM, 3.15 V, 50 mA APS, PWM, 3.15 V, 400 mA APS, PWM, 3.15 V, 600 mA APS, PWM, 3.15 V, 1000 mA APS, PWM, 3.15 V, 2000 mA APS, PWM, 3.15 V, 2500 mA	_ _ _ _ _	94 95 96 94 92 86 81	_ _ _ _ _	
Output ripple	_	10	_	mV
Line regulation (APS, PWM)	_	_	20	mV
DC load regulation (APS, PWM)	_	_	20	mV
Transient load regulation Transient load = 0.0 mA to 1.0 A, di/dt = 100 mA/µs Overshoot	_	_	50	mV
	Nominal output voltage Output voltage accuracy PWM, APS, 2.8 V < V _{IN} < 4.5 V, 0 < I _{SW2} < 2.5 A	Nominal output voltage Output voltage accuracy PWM, APS, 2.8 V < V _{IN} < 4.5 V, 0 < I _{SW2} < 2.5 A 0.625 V < V _{SW2} < 0.85 V < 3.3 V < 0.85 V < 0.87	Nominal output voltage Nominal output voltage Output voltage accuracy PVM, APS, 2.8 V ≺ N₁ < 4.5 V, 0 < I _{SW2} < 2.5 A 0.625 V ≺ Sy ₃₂ < 0.85 V 0.875 V < Sy ₃₂ < 0.875 V 0.7 V ∨ Sy ₃₂ < 0.875 V 0.7 V ∨ Sy ₃₂ < 0.875 V 0.875 V < Sy ₃₂ < 0.875 V 0.885 V < Sy ₃₂ < 0.875 V 0.885 V < Sy ₃₂ < 0.875 V 0.8875 V < Sy ₃₂ < 0.875 V < Sy ₃₂ < 0.875 V 0.8875 V < Sy ₃₂ < 0.875 V < Sy ₃₂ × Sy ₃₂ V < Sy ₃₂ × Sy ₃₂	Nominal output voltage Output voltage accuracy PWM. APS, 2.8 V < V _M < 4.5 V, 0.4 S _{W2} < 2.5 A 0.625 V < V _{SW2} < 0.85 V 0.875 V < V _{SW2} < 1.975 2.0 V < V _{SW2} < 3.3 V PFM, 2.8 V < V _M < 4.5 V, 0.6 S _{W2} ≤ 50 mA 0.625 V < V _{SW2} < 0.86 V 0.7 V < V _{SW2} < 0.86 V 0.7 V < V _{SW2} < 0.85 V 0.7 V < V _{SW2} < 0.85 V 0.875 V < V _{SW2} < 0.85 V V V V V V V V V V V V V V V V V V V

NXP Semiconductors


Symbol	Parameter	Min.	Тур.	Max.	Unit
I _{SW2Q}	Quiescent current PFM mode APS mode (low output voltage settings) APS mode (high output voltage settings)	_ _ _	23 145 305	_ _ _	μΑ
R _{ONSW2P}	SW2 P-MOSFET $R_{DS(on)}$ at $V_{IN} = VIN_{SW2} = 3.3 \text{ V}$	_	190	209	mΩ
R _{ONSW2N}	SW2 N-MOSFET $R_{DS(on)}$ at $V_{IN} = VIN_{SW2} = 3.3 \text{ V}$	_	212	255	mΩ
I _{SW2PQ}	SW2 P-MOSFET leakage current V _{IN} = VIN _{SW2} = 4.5 V	-1	-	12	μΑ
I _{SW2NQ}	SW2 N-MOSFET leakage current V _{IN} = VIN _{SW2} = 4.5 V	-	-	4.0	μΑ
R _{SW2DIS}	Discharge resistance	_	600	-	Ω

- [1] When output is set to > 2.6 V, the output follows the input down when V_{IN} gets near 2.8 V.
- The higher output voltage available depends on the voltage drop in the conduction path as given by the following equation: (VIN_{SW2} V_{SW2}) = I_{SW2}* (DCR of Inductor + R_{ONSW2P} + PCB trace resistance).



DRAFT

14-channel power management integrated circuit (PMIC) for audio/video applications



10.4.4.5 SW3A/B

SW3A/B are 1.5 to 3.0 A rated buck regulators, depending on the configuration. Table 28 describes the available switching modes and Table 29 shows the actual configuration options for the SW3xMODE[3:0] bits. SW3A/B can be configured in various phasing schemes, depending on the desired cost/performance trade-offs. The following configurations are available:

- · A single phase
- · A dual phase
- · Independent regulators

The desired configuration is programmed in OTP by using the SW3_CONFIG[1:0] bits. Table 62 shows the options for the SW3CFG[1:0] bits.

Table 62. SW3 configuration

SW3_CONFIG[1:0]	Description
00	A/B single phase
01	A/B single phase

PF4210

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2017. All rights reserved.

S	W3_CONFIG[1:0]	Description
1	0	A/B dual phase
1	1	A/B independent

10.4.4.5.1 SW3A/B single phase

In this configuration, SW3ALX and SW3BLX are connected in single phase with a single inductor a shown in Figure 20. This configuration reduces cost and component count. Feedback is taken from the SW3AFB pin and the SW3BFB pin must be left open. Although control is from SW3A, registers of both regulators, SW3A and SW3B, must be identically set.




Figure 20. SW3A/B single phase block diagram

10.4.4.5.2 SW3A/B dual phase

SW3A/B can be connected in dual phase configuration using one inductor per switching node, as shown in Figure 21. This mode allows a smaller output voltage ripple. Feedback is taken from pin SW3AFB and pin SW3BFB must be left open. Although control is from SW3A, registers of both regulators, SW3A and SW3B, must be identically set. In this configuration, the regulators switch 180 degrees apart.

PF4210 AFT DRAFT

NXP Semiconductors

14-channel power management integrated circuit (PMIC) for audio/video applications




Figure 21. SW3A/B dual phase block diagram

10.4.4.5.3 SW3A - SW3B independent outputs

SW3A and SW3B can be configured as independent outputs as shown in <u>Figure 22</u>, providing flexibility for applications requiring more voltage rails with less current capability. Each output is configured and controlled independently by its respective I²C registers as shown in <u>Table 64</u>.

14-channel power management integrated circuit (PMIC) for audio/video applications




Figure 22. SW3A/B independent output block diagram

10.4.4.5.4 SW3A/B setup and control registers

SW3A/B output voltage is programmable from 0.400 V to 3.300 V; however, bit SW3x[6] in register SW3xVOLT is read-only during normal operation. Its value is determined by the default configuration, or may be changed by using the OTP registers. Therefore, once SW3x[6] is set to "0", the output is limited to the lower output voltage range from 0.40 V to 1.975 V with 25 mV increments, as determined by bits SW3x[5:0]. Likewise, once bit SW3x[6] is set to "1", the output voltage is limited to the higher output voltage range from 0.800 V to 3.300 V with 50 mV increments, as determined by bits SW3x[5:0].

In order to optimize the performance of the regulator, it is recommended only voltage from $2.00\ V$ to $3.300\ V$ be used in the high range and the lower range be used for voltage from $0.400\ V$ to $1.975\ V$.

The output voltage set point is independently programmed for normal, standby, and sleep mode by setting the SW3x[5:0], SW3xSTBY[5:0], and SW3xOFF[5:0] bits respectively; however, the initial state of the SW3x[6] bit is copied into the SW3xSTBY[6] and SW3xOFF[6] bits. Therefore, the output voltage range remains the same on all three operating modes. Table 63 shows the output voltage coding valid for SW3x.

Note: Voltage set points of 0.6 V and below are not supported.

Table 63. SW3A/B output voltage configuration

Low output voltage range [1]		High output voltage range			
Set point	et point SW3x[6:0] SW3x output		Set point SW3x[6:0] SW3x output		SW3x output
0	0000000	0.4000	64	1000000	0.8000

PF4210

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2017. All rights reserved

NXP Semiconductors

Low outpu	ıt voltage raı	nge ^[1]	High outpu	ut voltage rai	nge
Set point	SW3x[6:0]	SW3x output	Set point	SW3x[6:0]	SW3x output
1	0000001	0.4250	65	1000001	0.8500
2	0000010	0.4500	66	1000010	0.9000
3	0000011	0.4750	67	1000011	0.9500
4	0000100	0.5000	68	1000100	1.0000
5	0000101	0.5250	69	1000101	1.0500
6	0000110	0.5500	70	1000110	1.1000
7	0000111	0.5750	71	1000111	1.1500
8	0001000	0.6000	72	1001000	1.2000
9	0001001	0.6250	73	1001001	1.2500
10	0001010	0.6500	74	1001010	1.3000
11	0001011	0.6750	75	1001011	1.3500
12	0001100	0.7000	76	1001100	1.4000
13	0001101	0.7250	77	1001101	1.4500
14	0001110	0.7500	78	1001110	1.5000
15	0001111	0.7750	79	1001111	1.5500
16	0010000	0.8000	80	1010000	1.6000
17	0010001	0.8250	81	1010001	1.6500
18	0010010	0.8500	82	1010010	1.7000
19	0010011	0.8750	83	1010011	1.7500
20	0010100	0.9000	84	1010100	1.8000
21	0010101	0.9250	85	1010101	1.8500
22	0010110	0.9500	86	1010110	1.9000
23	0010111	0.9750	87	1010111	1.9500
24	0011000	1.0000	88	1011000	2.0000
25	0011001	1.0250	89	1011001	2.0500
26	0011010	1.0500	90	1011010	2.1000
27	0011011	1.0750	91	1011011	2.1500
28	0011100	1.1000	92	1011100	2.2000
29	0011101	1.1250	93	1011101	2.2500
30	0011110	1.1500	94	1011110	2.3000
31	0011111	1.1750	95	1011111	2.3500
32	0100000	1.2000	96	1100000	2.4000
33	0100001	1.2250	97	1100001	2.4500
34	0100010	1.2500	98	1100010	2.5000
35	0100011	1.2750	99	1100011	2.5500
36	0100100	1.3000	100	1100100	2.6000

Low outpu	Low output voltage range ^[1]			High output voltage range		
Set point	SW3x[6:0]	SW3x output	Set point	SW3x[6:0]	SW3x output	
37	0100101	1.3250	101	1100101	2.6500	
38	0100110	1.3500	102	1100110	2.7000	
39	0100111	1.3750	103	1100111	2.7500	
40	0101000	1.4000	104	1101000	2.8000	
41	0101001	1.4250	105	1101001	2.8500	
42	0101010	1.4500	106	1101010	2.9000	
43	0101011	1.4750	107	1101011	2.9500	
44	0101100	1.5000	108	1101100	3.0000	
45	0101101	1.5250	109	1101101	3.0500	
46	0101110	1.5500	110	1101110	3.1000	
47	0101111	1.5750	111	1101111	3.1500	
48	0110000	1.6000	112	1110000	3.2000	
49	0110001	1.6250	113	1110001	3.2500	
50	0110010	1.6500	114	1110010	3.3000	
51	0110011	1.6750	115	1110011	Reserved	
52	0110100	1.7000	116	1110100	Reserved	
53	0110101	1.7250	117	1110101	Reserved	
54	0110110	1.7500	118	1110110	Reserved	
55	0110111	1.7750	119	1110111	Reserved	
56	0111000	1.8000	120	1111000	Reserved	
57	0111001	1.8250	121	1111001	Reserved	
58	0111010	1.8500	122	1111010	Reserved	
59	0111011	1.8750	123	1111011	Reserved	
60	0111100	1.9000	124	1111100	Reserved	
61	0111101	1.9250	125	1111101	Reserved	
62	0111110	1.9500	126	1111110	Reserved	
63	0111111	1.9750	127	1111111	Reserved	

^[1] For voltage less than 2.0 V, use set points 0 to 63.

<u>Table 64</u> provides a list of registers used to configure and operate SW3A/B. A detailed description on each of these registers is provided in <u>Table 65</u> to <u>Table 74</u>.

Table 64. SW3AB register summary

Table on Citoria regioter cammary					
Register	Address	Output			
SW3AVOLT	0x3C	SW3A output voltage set point on normal operation			
SW3ASTBY	0x3D	SW3A output voltage set point on standby			
SW3AOFF	0x3E	SW3A output voltage set point on sleep			
SW3AMODE	0x3F	SW3A switching mode selector register			

PF4210

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2017. All rights reserved.

Register	Address	Output
SW3ACONF	0x40	SW3A DVS, phase, frequency and ILIM configuration
SW3BVOLT	0x43	SW3B output voltage set point on normal operation
SW3BSTBY	0x44	SW3B output voltage set point on standby
SW3BOFF	0x45	SW3B output voltage set point on sleep
SW3BMODE	0x46	SW3B switching mode selector register
SW3BCONF	0x47	SW3B DVS, phase, frequency and ILIM configuration

Table 65. Register SW3AVOLT - ADDR 0x3C

Name	Bit#	R/W	Default	Description
SW3A	5:0	R/W	0x00	Sets the SW3A output voltage (independent) or SW3A/B output voltage (single/dual phase), during normal operation mode. See Table 63 for all possible configurations.
SW3A	6	R	0x00	Sets the operating output voltage range for SW3A (independent) or SW3A/B (single/dual phase). Set during OTP or TBB configuration only. See <u>Table 63</u> for all possible configurations.
UNUSED	7	-	0x00	unused

Table 66. Register SW3ASTBY - ADDR 0x3D

Name	Bit #	R/W	Default	Description
SW3ASTBY	5:0	R/W	0x00	Sets the SW3A output voltage (independent) or SW3A/B output voltage (single/dual phase), during standby mode. See Table 63 for all possible configurations.
SW3ASTBY	6	R	0x00	Sets the operating output voltage range for SW3A (independent) or SW3A/B (single/dual phase) in standby mode. This bit inherits the value configured on bit SW3A[6] during OTP or TBB configuration. See Table 63 for all possible configurations.
UNUSED	7	_	0x00	unused

Table 67. Register SW3AOFF - ADDR 0x3E

Name	Bit #	R/W	Default	Description
SW3AOFF	5:0	R/W	0x00	Sets the SW3A output voltage (independent) or SW3A/B output voltage (single/dual phase), during sleep mode. See <u>Table 63</u> for all possible configurations.

Name	Bit#	R/W	Default	Description
SW3AOFF	6	R	0x00	Sets the operating output voltage range for SW3A (independent) or SW3A/B (single/dual phase) in sleep mode. This bit inherits the value configured on bit SW3A[6] during OTP or TBB configuration. See Table 63 for all possible configurations.
UNUSED	7	_	0x00	unused

Table 68. Register SW3AMODE - ADDR 0x3F

	dule of Register offerhile E - ABBIT OXO					
Name	Bit #	R/W	Default	Description		
SW3AMODE	3:0	R/W	0x08	Sets the SW3A (independent) or SW3A/B (single/dual phase) switching operation mode. See <u>Table 29</u> for all possible configurations.		
UNUSED	4	-	0x00	unused		
SW3AOMODE	5	R/W	0x00	Set status of SW3A (independent) or SW3A/B (single/dual phase) when in sleep mode. • 0 = OFF • 1 = PFM		
UNUSED	7:6		0x00	unused		

Table 69. Register SW3ACONF - ADDR 0x40

Tubic 05. Registe				
Name	Bit #	R/W	Default	Description
SW3AILIM	0	R/W	0x00	 SW3A current limit level selection 0 = High level current limit 1 = Low level current limit
UNUSED	1	R/W	0x00	unused
SW3AFREQ	3:2	R/W	0x00	SW3A switching frequency selector. See <u>Table 36</u> .
SW3APHASE	5:4	R/W	0x00	SW3A phase clock selection. See Table 34.
SW3ADVSSPEED	7:6	R/W	0x00	SW3A DVS speed selection. See Table 33.

Table 70. Register SW3BVOLT - ADDR 0x43

	· · · · · · · · · · · · · · · · · · ·						
Name	Bit #	R/W	Default	Description			
SW3B	5:0	R/W	0x00	Sets the SW3B output voltage (independent) during normal operation mode. See <u>Table 63</u> for all possible configurations.			

Name	Bit #	R/W	Default	Description
SW3B	6	R	0x00	Sets the operating output voltage range for SW3B (independent). Set during OTP or TBB configuration only. See <u>Table 63</u> for all possible configurations.
UNUSED	7	_	0x00	unused

Table 71. Register SW3BSTBY - ADDR 0x44

Name	Bit#	R/W	Default	Description
SW3BSTBY	5:0	R/W	0x00	Sets the SW3B output voltage (independent) during standby mode. See <u>Table 63</u> for all possible configurations.
SW3BSTBY	6	R	0x00	Sets the operating output voltage range for SW3B (independent) in standby mode. This bit inherits the value configured on bit SW3B[6] during OTP or TBB configuration. See Table 63 for all possible configurations.
UNUSED	7	_	0x00	unused

Table 72. Register SW3BOFF - ADDR 0x45

Name	Bit #	R/W	Default	Description
SW3BOFF	5:0	R/W	0x00	Sets the SW3B output voltage (independent) during sleep mode. See <u>Table 63</u> for all possible configurations.
SW3BOFF	6	R	0x00	Sets the operating output voltage range for SW3B (independent) in sleep mode. This bit inherits the value configured on bit SW3B[6] during OTP or TBB configuration. See Table 63 for all possible configurations.
UNUSED	7	_	0x00	unused

Table 73. Register SW3BMODE - ADDR 0x46

Name	Bit #	R/W	Default	Description
SW3BMODE	3:0	R/W	0x08 Sets the SW3B (independence switching operation mode. See <u>Table 29</u> for all possible configurations.	
UNUSED	4	_	0x00	unused
SW3BOMODE	5	R/W	0x00	Set status of SW3B (independent) when in sleep mode. • 0 = OFF • 1 = PFM
UNUSED	7:6	_	0x00	unused

PF4210

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2017. All rights reserved.

NXP Semiconductors

14-channel power management integrated circuit (PMIC) for audio/video applications

Table 74. Register SW3BCONF - ADDR 0x47

Name	Bit #	R/W	Default	Description
SW3BILIM	0	R/W	0x00	SW3B current limit level selection • 0 = High level Current limit • 1 = Low level Current limit
UNUSED	1	R/W	0x00	unused
SW3BFREQ	3:2	R/W	0x00	SW3B switching frequency selector. See <u>Table 36</u> .
SW3BPHASE	5:4	R/W	0x00	SW3B phase clock selection. See <u>Table 34</u> .
SW3BDVSSPEED	7:6	R/W	0x00	SW3B DVS speed selection. See Table 33.

10.4.4.5.5 SW3A/B external components

Table 75. SW3A/B external component requirements

Components	Description		Mode	
		SW3A/B single phase	SW3A/B dual phase	SW3A independent SW3B independent
C _{INSW3A} ^[1]	SW3A input capacitor	4.7 µF	4.7 μF	4.7 µF
C _{IN3AHF} [1]	SW3A decoupling input capacitor	0.1 µF	0.1 μF	0.1 μF
C _{INSW3B} ^[1]	SW3B input capacitor	4.7 µF	4.7 μF	4.7 μF
C _{IN3BHF} ^[1]	SW3B decoupling input capacitor	0.1µF	0.1 μF	0.1 μF
C _{OSW3A} ^[1]	SW3A output capacitor	3 x 22 μF	2 x 22 μF	2 x 22 µF
C _{OSW3B} [1]	SW3B output capacitor	_	2 x 22 μF	2 x 22 µF
L _{SW3A}	SW3A inductor	1.0 µH	1.0 µH	1.0 µH
L _{SW3B}	SW3B inductor	_	1.0 µH	1.0 µH

^[1] Use X5R or X7R capacitors.

10.4.4.5.6 SW3A/B specifications

Table 76. SW3A/B electrical characteristics

All parameters are specified at T_{MIN} to T_{MAX} (see Table 4), $V_{IN} = VIN_{SW3x} = 3.6 \text{ V}$, $V_{SW3x} = 1.5 \text{ V}$, $I_{SW3x} = 100 \text{ mA}$, $SW3x_PWRSTG[2:0] = [111]$, typical external component values, $f_{SW3x} = 2.0 \text{ MHz}$, single/dual phase and independent mode unless, otherwise noted. Typical values are characterized at $V_{IN} = VIN_{SW3x} = 3.6 \text{ V}$, $V_{SW3x} = 1.5 \text{ V}$, $I_{SW3x} = 100 \text{ mA}$, $SW3x_PWRSTG[2:0] = [111]$, and 25 °C, unless otherwise noted.

Symbol	Parameter	Min.	Тур.	Max.	Unit
Switch mode supply SW3A/B					
VIN _{SW3x}	Operating input voltage [1]	2.8	_	4.5	V
V _{SW3x}	Nominal output voltage	_	Table 63	_	V

PF4210 AFT DRAFT

NXP Semiconductors

14-channel power management integrated circuit (PMIC) for audio/video applications

Symbol	Parameter	Min.	Тур.	Max.	Unit
V _{SW3xACC}	Output voltage accuracy PWM, APS 2.8 V < V_{IN} < 4.5 V, 0 < I_{SW3x} < ISW3 x_{MAX} 0.625 V < V_{SW3x} < 0.85 V	-25	_	25	mV
	0.875 V < V _{SW3x} < 1.975 V	-3.0 %	_	3.0 %	%
	$2.0 \text{ V} < \text{V}_{\text{SW3x}} < 3.3 \text{ V}$	-6.0 %	_	6.0 %	%
	PFM, steady state (2.8 V < V_{IN} < 4.5 V, 0 < I_{SW3x} < 50 mA)	-65		65	mV
	0.625 V < V _{SW3x} < 0.675 V	-45		45	mV
	0.7 V < V _{SW3x} < 0.85 V 0.875 V < V _{SW3x} < 1.975 V	-3.0 %	_	3.0 %	%
	2.0 V < V _{SW3x} < 3.3 V	-3.0 %	_	3.0 %	%
I _{SW3x}	Rated output load current 2.8 V < V _{IN} < 4.5 V, 0.625 V < V _{SW3x} < 3.3 V PWM, APS mode single/dual phase, SW3xILIM = 0 PWM, APS mode independent (per phase), SW3xILIM = 0	[2]	- (3000 1500	mA
I _{SW3xLIM}	Current limiter peak current detection				A
	Single phase (current through inductor)				
	SW3xILIM = 0	3.5	5.0	6.5	
	SW3xILIM = 1	2.7	3.8	4.9	
	Independent mode or dual phase (current through inductor per phase)				
	SW3xILIM = 0	1.8	2.5	3.3	
	SW3xILIM = 1	1.3	1.9	2.5	
V _{SW3xOSH}	Startup overshoot I _{SW3x} = 0.0 mA	-	_	66	mV
	DVS clk = 25 mV/4 μ s, V_{IN} = VIN_{SW3x} = 4.5 V				
tON _{SW3x}	Turn on time Enable to 90 % of end value $I_{SW3x} = 0$ mA DVS clk = 25 mV/4 μ s, $V_{IN} = VIN_{SW3x} = 4.5$ V	-	_	500	μѕ
f	Switching frequency	/			MHz
f _{SW3x}	SW3xFREQ[1:0] = 00	_	1.0	_	IVITIZ
	SW3xFREQ[1:0] = 01	_	2.0	_	
	SW3xFREQ[1:0] = 10	_	4.0	_	
η _{SW3AB}	Efficiency (single phase) f _{SW3} = 2.0 MHz, L _{SW3x} 1.0 µH PFM, 1.5 V, 1.0 mA		84	_	%
	PFM, 1.5 V, 50 mA	_	85	_	
	APS, PWM 1.5 V, 500 mA	_	85	_	
	APS, PWM 1.5 V, 750 mA	_	84	_	
	APS, PWM 1.5 V, 1250 mA	-	80	_	
	APS, PWM 1.5 V, 2500 mA	_	74 65	_	
	APS, PWM 1.5 V, 3000 mA	_	05	_	
ΔV _{SW3x}	Output ripple	_	10		mV
V _{SW3xLIR}	Line regulation (APS, PWM)	-	-	20	mV
V _{SW3xLOR}	DC load regulation (APS, PWM)	_	_	20	mV
V _{SW3xLOTR}	Transient load regulation				mV
	Transient load = 0.0 mA to I _{SW3x} /2, di/dt = 100 mA/µs				
	Overshoot	-	-	50	
	Undershoot	_		50	
	Quiescent current				μА
ISW3xQ		 -	22	-	
ISW3xQ	PFM mode (single/dual phase)			1—	1
'SW3xQ	APS mode (single/dual phase)	_	300	_	
'SW3xQ	APS mode (single/dual phase) PFM mode (independent mode)	_ _ _	50 250	_	
Isw3xQ	APS mode (single/dual phase)	_ _ _ _	50	_ _ _	
	APS mode (single/dual phase) PFM mode (independent mode) APS mode (SW3A independent mode) APS mode (SW3B independent mode)	_ _ _ _	50 250		mQ
R _{ONSW3AP}	APS mode (single/dual phase) PFM mode (independent mode) APS mode (SW3A independent mode) APS mode (SW3B independent mode) SW3A P-MOSFET R _{DS(on)}	- - -	50 250		mΩ
Ronswaap	APS mode (single/dual phase) PFM mode (independent mode) APS mode (SW3A independent mode) APS mode (SW3B independent mode) SW3A P-MOSFET R _{DS(on)} at V _{IN} = VIN _{SW3A} = 3.3 V	- - -	50 250 150		
Ronswaap	APS mode (single/dual phase) PFM mode (independent mode) APS mode (SW3A independent mode) APS mode (SW3B independent mode) SW3A P-MOSFET R _{DS(on)} at V _{IN} = VIN _{SW3A} = 3.3 V SW3A N-MOSFET R _{DS(on)}	- - -	50 250 150 215	245	$m\Omega$
Ronswaap Ronswaan	APS mode (single/dual phase) PFM mode (independent mode) APS mode (SW3A independent mode) APS mode (SW3B independent mode) APS mode (SW3B independent mode) SW3A P-MOSFET R _{DS(on)} at V _{IN} = VIN _{SW3A} = 3.3 V SW3A N-MOSFET R _{DS(on)} at V _{IN} = VIN _{SW3A} = 3.3 V	- - -	50 250 150		mΩ
Ronswaap	APS mode (single/dual phase) PFM mode (independent mode) APS mode (SW3A independent mode) APS mode (SW3B independent mode) APS mode (SW3B independent mode) SW3A P-MOSFET R _{DS(on)} at V _{IN} = VIN _{SW3A} = 3.3 V SW3A N-MOSFET R _{DS(on)} at V _{IN} = VIN _{SW3A} = 3.3 V SW3A P-MOSFET leakage current	- - -	50 250 150 215	245	
Ronswaap Ronswaan Iswaapq	APS mode (single/dual phase) PFM mode (independent mode) APS mode (SW3A independent mode) APS mode (SW3B independent mode) APS mode (SW3B independent mode) SW3A P-MOSFET R _{DS(on)} at V _{IN} = VIN _{SW3A} = 3.3 V SW3A N-MOSFET R _{DS(on)} at V _{IN} = VIN _{SW3A} = 3.3 V SW3A P-MOSFET leakage current V _{IN} = VIN _{SW3A} = 4.5 V	- - - -	50 250 150 215	245	mΩ μΑ
Ronswaap Ronswaan	APS mode (single/dual phase) PFM mode (independent mode) APS mode (SW3A independent mode) APS mode (SW3B independent mode) APS mode (SW3B independent mode) SW3A P-MOSFET R _{DS(on)} at V _{IN} = VIN _{SW3A} = 3.3 V SW3A N-MOSFET R _{DS(on)} at V _{IN} = VIN _{SW3A} = 3.3 V SW3A P-MOSFET leakage current	- - - - -	50 250 150 215	245	mΩ
Ronswaap Ronswaan Iswaapq	APS mode (single/dual phase) PFM mode (independent mode) APS mode (SW3A independent mode) APS mode (SW3A independent mode) APS mode (SW3B independent mode) SW3A P-MOSFET R _{DS(on)} at V _{IN} = VIN _{SW3A} = 3.3 V SW3A N-MOSFET R _{DS(on)} at V _{IN} = VIN _{SW3A} = 3.3 V SW3A P-MOSFET leakage current V _{IN} = VIN _{SW3A} = 4.5 V SW3A N-MOSFET leakage current	- - - - -	50 250 150 215 258	245 326 7.5	mΩ μΑ

PF4210

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2017. All rights reserved.


DRAFT DRAFT DRAFT PF4210 AFT DRAFT


NXP Semiconductors

14-channel power management integrated circuit (PMIC) for audio/video applications

Symbol	Parameter	Min.	Тур.	Max.	Unit
R _{ONSW3BN}	SW3B N-MOSFET $R_{DS(on)}$ at $V_{IN} = VIN_{SW3B} = 3.3 \text{ V}$	_	258	326	mΩ
I _{SW3BPQ}	SW3B P-MOSFET leakage current $V_{\text{IN}} = VIN_{\text{SW3B}} = 4.5 \text{ V}$	_	_	7.5	μΑ
I _{SW3BPQ}	SW3B N-MOSFET leakage current $V_{IN} = VIN_{SW3B} = 4.5 \text{ V}$	_	_	2.5	μΑ
R _{SW3xDIS}	Discharge resistance	_	600	_	Ω

When output is set to > 2.6 V, the output follows the input down when V_{IN} gets near 2.8 V. The higher output voltage available depends on the voltage drop in the conduction path as given by the following equation: $(VIN_{SW3x} - V_{SW3x}) = I_{SW3x}^*$ (DCR of inductor + $R_{ONSW3xP}$ + PCB trace resistance).






10.4.4.6 SW4

SW4 is a 1.0 A rated single phase buck regulator capable of operating in two modes. In default mode, it operates as a normal buck regulator with a programmable output between 0.400 V and 3.300 V. It is capable of operating in the three available switching modes: PFM, APS, and PWM, described in <u>Table 28</u> and configured by the SW4MODE[3:0] bits, as shown in <u>Table 29</u>.

If the system requires DDR memory termination, SW4 can be used in VTT mode. In the VTT mode, the reference voltage tracks the output voltage of SW3A, scaled by 0.5. In VTT mode, only the PWM switching mode is allowed. The VTT mode can be configured by use of VTT bit in the OTP_SW4_CONFIG register.

<u>Figure 25</u> shows the block diagram and the external component connections for the SW4 regulator.



10.4.4.6.1 SW4 setup and control registers

To set the SW4 in regulator or VTT mode, bit VTT of the register OTP_SW4_CONF register in Table 137. Extended page 1, page 111, is programmed during OTP or TBB configuration; setting bit VTT to "1" enables SW4 to operate in VTT mode and "0" in regulator mode. See Section 10.1.2 "One time programmability (OTP)" for detailed information on OTP configuration.

In regulator mode, the SW4 output voltage is programmable from 0.400 V to 3.300 V; however, bit SW4[6] in the SW4VOLT register is read-only during normal operation. Its value is determined by the default configuration, or may be changed by using the OTP registers. Once SW4[6] is set to "0", the output is limited to the lower output voltage range from 0.400 V to 1.975 V with 25 mV increments, as determined by the SW4[5:0] bits. Likewise, once the SW4[6] bit is set to "1", the output voltage is limited to the higher output voltage range from 0.800 V to 3.300 V with 50 mV increments, as determined by the SW4[5:0] bits.

To optimize the performance of the regulator, it is recommended only voltage from 2.000 V to 3.300 V be used in the high range and the lower range be used for voltage from 0.400 V to 1.975 V.

The output voltage set point is independently programmed for normal, standby, and sleep mode by setting the SW4[5:0], SW4STBY[5:0], and SW4OFF[5:0] bits, respectively. However, the initial state of the SW4[6] bit is copied into bits SW4STBY[6], and SW4OFF[6] bits, so the output voltage range remains the same on all three operating modes. Table 77 shows the output voltage coding valid for SW4.

Note: Voltage set points of 0.6 V and below are not supported, except in the VTT mode.

Table 77. SW4 output voltage configuration

Low output voltage range [1]		High output voltage range			
Set point	SW4[6:0]	SW4 output	Set point	SW4[6:0]	SW4 output
0	0000000	0.4000	64	1000000	0.8000
1	0000001	0.4250	65	1000001	0.8500
2	0000010	0.4500	66	1000010	0.9000
3	0000011	0.4750	67	1000011	0.9500

PF4210 AFT DRAFT

NXP Semiconductors

	ıt voltage ra			ut voltage ra	_
Set point	SW4[6:0]	SW4 output	Set point	SW4[6:0]	SW4 output
4	0000100	0.5000	68	1000100	1.0000
5	0000101	0.5250	69	1000101	1.0500
6	0000110	0.5500	70	1000110	1.1000
7	0000111	0.5750	71	1000111	1.1500
8	0001000	0.6000	72	1001000	1.2000
9	0001001	0.6250	73	1001001	1.2500
10	0001010	0.6500	74	1001010	1.3000
11	0001011	0.6750	75	1001011	1.3500
12	0001100	0.7000	76	1001100	1.4000
13	0001101	0.7250	77	1001101	1.4500
14	0001110	0.7500	78	1001110	1.5000
15	0001111	0.7750	79	1001111	1.5500
16	0010000	0.8000	80	1010000	1.6000
17	0010001	0.8250	81	1010001	1.6500
18	0010010	0.8500	82	1010010	1.7000
19	0010011	0.8750	83	1010011	1.7500
20	0010100	0.9000	84	1010100	1.8000
21	0010101	0.9250	85	1010101	1.8500
22	0010110	0.9500	86	1010110	1.9000
23	0010111	0.9750	87	1010111	1.9500
24	0011000	1.0000	88	1011000	2.0000
25	0011001	1.0250	89	1011001	2.0500
26	0011010	1.0500	90	1011010	2.1000
27	0011011	1.0750	91	1011011	2.1500
28	0011100	1.1000	92	1011100	2.2000
29	0011101	1.1250	93	1011101	2.2500
30	0011110	1.1500	94	1011110	2.3000
31	0011111	1.1750	95	1011111	2.3500
32	0100000	1.2000	96	1100000	2.4000
33	0100001	1.2250	97	1100001	2.4500
34	0100010	1.2500	98	1100010	2.5000
35	0100011	1.2750	99	1100011	2.5500
36	0100100	1.3000	100	1100100	2.6000
37	0100101	1.3250	101	1100101	2.6500
38	0100110	1.3500	102	1100110	2.7000
39	0100111	1.3750	103	1100111	2.7500

Low outpu	t voltage ra	nge ^[1]	High output voltage range		
Set point	SW4[6:0]	SW4 output	Set point	SW4[6:0]	SW4 output
40	0101000	1.4000	104	1101000	2.8000
41	0101001	1.4250	105	1101001	2.8500
42	0101010	1.4500	106	1101010	2.9000
43	0101011	1.4750	107	1101011	2.9500
44	0101100	1.5000	108	1101100	3.0000
45	0101101	1.5250	109	1101101	3.0500
46	0101110	1.5500	110	1101110	3.1000
47	0101111	1.5750	111	1101111	3.1500
48	0110000	1.6000	112	1110000	3.2000
49	0110001	1.6250	113	1110001	3.2500
50	0110010	1.6500	114	1110010	3.3000
51	0110011	1.6750	115	1110011	Reserved
52	0110100	1.7000	116	1110100	Reserved
53	0110101	1.7250	117	1110101	Reserved
54	0110110	1.7500	118	1110110	Reserved
55	0110111	1.7750	119	1110111	Reserved
56	0111000	1.8000	120	1111000	Reserved
57	0111001	1.8250	121	1111001	Reserved
58	0111010	1.8500	122	1111010	Reserved
59	0111011	1.8750	123	1111011	Reserved
60	0111100	1.9000	124	1111100	Reserved
61	0111101	1.9250	125	1111101	Reserved
62	0111110	1.9500	126	1111110	Reserved
63	0111111	1.9750	127	1111111	Reserved

^[1] For voltage less than 2.0 V, use set points 0 to 63.

Full setup and control of SW4 is done through the I²C registers listed in <u>Table 77</u>, and a detailed description of each one of the registers is provided in <u>Table 79</u> to <u>Table 83</u>.

Table 78. SW4 register summary

- unit 101 - 109 - 101 - 109 - 101 - 109 - 101 -			
Register	Address	Description	
SW4VOLT	0x4A	Output voltage set point on normal operation	
SW4STBY	0x4B	Output voltage set point on standby	
SW4OFF	0x4C	Output voltage set point on sleep	
SW4MODE	0x4D	Switching mode selector register	
SW4CONF	0x4E	DVS, phase, frequency and ILIM configuration	

14-channel power management integrated circuit (PMIC) for audio/video applications

Table 79. Register SW4VOLT - ADDR 0x4A

NXP Semiconductors

Table 75. Register 5W4VOLT - ADDR 0X4A							
Name	Bit #	R/W	Default	Description			
SW4	5:0	R/W	0x00	Sets the SW4 output voltage during normal operation mode. See Table 77 for all possible configurations.			
SW4	6	R	0x00	Sets the operating output voltage range for SW4. Set during OTP or TBB configuration only. See Table 77 for all possible configurations.			
UNUSED	7	-	0x00	unused			

Table 80. Register SW4STBY - ADDR 0x4B

Table 00. Register OW+OTDT - ADDR 0x+D							
Name	Bit #	R/W	Default	Description			
SW4STBY	5:0	R/W	0x00	Sets the SW4 output voltage during standby mode. See <u>Table 77</u> for all possible configurations.			
SW4STBY	6	R	0x00	Sets the operating output voltage range for SW4 in standby mode. This bit inherits the value configured on bit SW4[6] during OTP or TBB configuration. See Table 77 for all possible configurations.			
UNUSED	7	_	0x00	unused			

Table 81. Register SW4OFF - ADDR 0x4C

Table of Trogloto, of Total Albert ox To					
Name	Bit #	R/W	Default	Description	
SW4OFF	5:0	R/W	0x00	Sets the SW4 output voltage during sleep mode. See <u>Table 77</u> for all possible configurations.	
SW4OFF	6	R	0x00	Sets the operating output voltage range for SW4 in sleep mode. This bit inherits the value configured in bit SW4[6] during OTP or TBB configuration. See <u>Table 77</u> for all possible configurations.	
UNUSED	7	_	0x00	unused	

Table 82. Register SW4MODE - ADDR 0x4D

Table 02. Register evi-mode Abbit 0x-b							
Name	Bit #	R/W	Default	Description			
SW4MODE	3:0	R/W	0x08	Sets the SW4 switching operation mode. See <u>Table 29</u> for all possible configurations.			
UNUSED	4	_	0x00	unused			
SW4OMODE	5	R/W	0x00	Set status of SW4 when in sleep mode • 0 = OFF • 1 = PFM			

14-channel power management integrated circuit (PMIC) for audio/video applications

Name	Bit #	R/W	Default	Description
UNUSED	7:6	_	0x00	unused

Table 83. Register SW4CONF - ADDR 0x4E

Name	Bit#	R/W	Default	Description
SW4ILIM	0	R/W	0x00	SW4 current limit level selection • 0 = High level current limit • 1 = Low level current limit
UNUSED	1	R/W	0x00	unused
SW4FREQ	3:2	R/W	0x00	SW4 switching frequency selector. See <u>Table 36</u> .
SW4PHASE	5:4	R/W	0x00	SW4 phase clock selection. See Table 34.
SW4DVSSPEED	7:6	R/W	0x00	SW4 DVS speed selection. See Table 33.

10.4.4.6.2 SW4 external components

Table 84. SW4 external component requirements

Components	Description	Values
C _{INSW4} ^[1]	SW4 input capacitor	4.7 μF
C _{IN4HF} ^[1]	SW4 decoupling input capacitor	0.1 μF
C _{OSW4} ^[1]	SW4 output capacitor	3 x 22 μF
L _{SW4}	SW4 inductor	1.0 µH

^[1] Use X5R or X7R capacitors.

10.4.4.6.3 SW4 specifications

Table 85. SW4 electrical characteristics

All parameters are specified at T_{MIN} to T_{MAX} (see <u>Table 4</u>), $V_{IN} = VIN_{SW4} = 3.6$ V, $V_{SW4} = 1.8$ V, $I_{SW4} = 100$ mA, $SW4_PWRSTG[2:0] = [101]$, typical external component values, $f_{SW4} = 2.0$ MHz, single/dual phase and independent mode unless, otherwise noted. Typical values are characterized at $V_{IN} = VIN_{SW4} = 3.6$ V, $V_{SW4} = 1.8$ V, $I_{SW4} = 100$ mA, $SW4_PWRSTG[2:0] = [101]$, and 25 °C, unless otherwise noted.

Symbol	Parameter	Min.	Тур.	Max.	Unit
SWITCH MODE S	SUPPLY SW4	'	,		'
VIN _{SW4}	Operating input voltage	^[1] 2.8	_	4.5	V
V _{SW4}	Nominal output voltage				V
	Normal operation	_	Table 77	_	
	VTT mode	_	V _{SW3AFB} /2	-	
V _{SW4ACC}	Output voltage accuracy				
	PWM, APS, $2.8 \text{ V} < \text{V}_{\text{IN}} < 4.5 \text{ V}$, $0 < \text{I}_{\text{SW4}} < 1.0 \text{ A}$				
	0.625 V < V _{SW4} < 0.85 V	-25	-	25	mV
	0.875 V < V _{SW4} < 1.975 V	-3.0	_	3.0	%
	2.0 V < V _{SW4} < 3.3 V	-6.0	_	6.0	%
	PFM, steady state, 2.8 V $<$ V _{IN} $<$ 4.5 V, 0 $<$ I _{SW4} $<$ 50 mA				
	0.625 V < V _{SW4} < 0.675 V	-65	_	65	mV
	0.7 V < V _{SW4} < 0.85 V	-45	-	45	mV
	0.875 V < V _{SW4} < 1.975 V	-3.0	-	3.0	%
	2.0 V < V _{SW4} < 3.3 V	-3.0	-	3.0	%
	VTT Mode , 2.8 V < V _{IN} < 4.5 V, 0 < I _{SW4} < 1.0 A	-40	_	40	mV

PF4210

All information provided in this document is subject to legal disclaimers.

NXP Semiconductors

PF4210 AFT DRAFT


14-channel power management integrated circuit (PMIC) for audio/video applications


Symbol	Parameter	Min.	Тур.	Max.	Unit
I _{SW4}	Rated output load current $2.8~V < V_{\text{IN}} < 4.5~V, 0.625~V < V_{\text{SW4}} < 3.3~V$	[2]	_	1000	mA
I _{SW4LIM}	Current limiter peak current detection Current through inductor SW4ILIM = 0 SW4ILIM = 1	1.4 1.0	2.0 1.5	3.0 2.4	A
V _{SW4OSH}	Startup overshoot $I_{SW4} = 0.0 \text{ mA}$ DVS clk = 25 mV/4 μ s, V_{IN} = VIN_{SW4} = 4.5 V	- 4	_	66	mV
tON _{SW4}	Turn on time Enable to 90 % of end value I_{SW4} = 0.0 mA DVS clk = 25 mV/4 μ s, V_{IN} = VIN $_{SW4}$ = 4.5 V		-	500	μs
f _{SW4}	Switching frequency SW4FREQ[1:0] = 00 SW4FREQ[1:0] = 01 SW4FREQ[1:0] = 10	=	1.0 2.0 4.0	=	MHz
Ŋ _{SW} 4	Efficiency f _{SW4} = 2.0 MHz, L _{SW4} = 1.0 μH PFM, 1.8 V, 1.0 mA PFM, 1.8 V, 50 mA APS, PWM 1.8 V, 200 mA APS, PWM 1.8 V, 500 mA APS, PWM 1.8 V, 500 mA PS, PWM 1.8 V, 1000 mA PWM 0.75 V, 200 mA PWM 0.75 V, 200 mA PWM 0.75 V, 500 mA PWM 0.75 V, 1000 mA		81 78 87 88 88 83 78 76 66		%
ΔV _{SW4}	Output ripple	77 –	10	_	mV
V _{SW4LIR}	Line regulation (APS, PWM)	_	_	20	mV
V _{SW4LOR}	DC load regulation (APS, PWM)	_	_	20	mV
V _{SW4LOTR}	Transient load regulation Transient load = 0.0 mA to 500 mA, di/dt = 100 mA/µs Overshoot Undershoot			50 50	mV
I _{SW4Q}	Quiescent current PFM mode APS mode		22 145	_	μА
R _{ONSW4P}	SW4 P-MOSFET $R_{DS(on)}$ at $V_{IN} = VIN_{SW4} = 3.3 V$	_	236	274	mΩ
R _{ONSW4N}	SW4 N-MOSFET $R_{DS(on)}$ at $V_{IN} = VIN_{SW4} = 3.3 \text{ V}$	_	293	378	mΩ
I _{SW4PQ}	SW4 P-MOSFET leakage current $V_{\text{IN}} = \text{VIN}_{\text{SW4}} = 4.5 \text{ V}$	_	_	6.0	μА
I _{SW4NQ}	SW4 N-MOSFET leakage current V _{IN} = VIN _{SW4} = 4.5 V	_	_	2.0	μΑ
R _{SW4DIS}	Discharge resistance	_	600	_	Ω

When output is set to > 2.6 V, the output follows the input down when VIN gets near 2.8 V. The higher output voltage available depends on the voltage drop in the conduction path as given by the following equation: $(VIN_{SW3x} - V_{SW3x}) = I_{SW3x}^*$ (DCR of inductor + R_{ONSW3xP} + PCB trace resistance).

NXP Semiconductors

14-channel power management integrated circuit (PMIC) for audio/video applications






10.4.5 Boost regulator

SWBST is a boost regulator with a programmable output from 5.0 V to 5.15 V. SWBST can supply the VUSB regulator for the USB PHY in OTG mode, as well as the VBUS voltage. Note that the parasitic leakage path for a boost regulator causes the SWBSTOUT and SWBSTFB voltage to be a Schottky drop below the input voltage whenever SWBST is disabled. The switching NMOS transistor is integrated on-chip.

Figure 28 shows the block diagram and component connection for the boost regulator.



14-channel power management integrated circuit (PMIC) for audio/video applications

10.4.5.1 SWBST setup and control

Boost regulator control is done through a single register SWBSTCTL described in <u>Table 86</u>. SWBST is included in the power-up sequence if its OTP power-up timing bits, SWBST SEQ[4:0], are not all zeros.

Table 86. Register SWBSTCTL - ADDR 0x66

Name	Bit#	R/W	Default	Description
SWBST1VOLT	1:0	R/W	0x00	Set the output voltage for SWBST 00 = 5.000 V 01 = 5.050 V 10 = 5.100 V 11 = 5.150 V
SWBST1MODE	3:2	R	0x02	Set the switching mode in normal operation • 00 = OFF • 01 = PFM • 10 = Auto (default) [1] • 11 = APS
UNUSED	4	_	0x00	unused
SWBST1STBYMODE	6:5	R/W	0x02	Set the switching mode in standby • 00 = OFF • 01 = PFM • 10 = Auto (default) ^[1] • 11 = APS
UNUSED	7	-	0x00	unused

^[1] In auto mode, the controller automatically switches between PFM and APS modes, depending on the load current. The SWBST regulator starts up by default in the auto mode if SWBST is part of the startup sequence.

10.4.5.2 SWBST external components

Table 87. SWBST external component requirements

Components	Description	Values
C _{INBST} [1]	SWBST input capacitor	10 μF
C _{INBSTHF} [1]	SWBST decoupling input capacitor	0.1 μF
C _{OBST} ^[1]	SWBST output capacitor	2 x 22 μF
L _{SBST}	SWBST inductor	2.2 μH
D _{BST}	SWBST boost diode	1.0 A, 20 V Schottky

^[1] Use X5R or X7R capacitors.

10.4.5.3 SWBST specifications

Table 88. SWBST Electrical Specifications

All parameters are specified at T_{MIN} to T_{MAX} (see Table 4), $V_{IN} = VIN_{SWBST} = 3.6 \text{ V}$, $V_{SWBST} = 5.0 \text{ V}$, $I_{SWBST} = 100 \text{ mA}$, typical external component values, $f_{SWBST} = 2.0 \text{ MHz}$, otherwise noted. Typical values are characterized at $V_{IN} = VIN_{SWBST} = 3.6 \text{ V}$, $V_{SWBST} = 5.0 \text{ V}$, $I_{SWBST} = 100 \text{ mA}$, and 25 °C, unless otherwise noted.

	i			1	
Symbol	Parameters	Min.	Тур.	Max.	Units
Switch mode supp	ply SWBST				
VIN _{SWBST}	Input voltage range	2.8	_	4.5	V
V _{SWBST}	Nominal output voltage	_	Table 86	_	V
V _{SWBSTACC}	Output voltage accuracy 2.8 V ≤ V _{IN} ≤ 4.5 V 0 < I _{SWBST} < ISWBST _{MAX}	-4.0	_	3.0	%
ΔV_{SWBST}	Output ripple $ 2.8 \text{ V} \leq \text{V}_{\text{IN}} \leq 4.5 \text{ V} \\ 0 < \text{I}_{\text{SWBST}} < \text{ISWBST}_{\text{MAX}}, \text{ excluding reverse recovery of Schottky diode} $	_	_	120	mV Vp-p

PF4210

All information provided in this document is subject to legal disclaimers.

PF4210 AFT DRAFT

14-channel power management integrated circuit (PMIC) for audio/video applications

Symbol	Parameters	Min.	Тур.	Max.	Units
V _{SWBSTLOR}	DC load regulation 0 < I _{SWBST} < ISWBST _{MAX}	_	0.5	_	mV/mA
V _{SWBSTLIR}	DC line regulation $2.8\text{V} \le \text{V}_{\text{IN}} \le 4.5\text{V},\text{I}_{\text{SWBST}} = \text{ISWBST}_{\text{MAX}}$	_	50	_	mV
I _{SWBST}	Continuous load current $2.8 \ V \le V_{IN} \le 3.0 \ V$ $3.0 \ V \le V_{IN} \le 4.5 \ V$	_		500 600	mA
I _{SWBSTQ}	Quiescent current Auto	-4	222	289	μΑ
R _{DSONBST}	MOSFET on resistance		206	306	mΩ
I _{SWBSTLIM}	Peak current limit	1400	2200	3200	mA
V _{SWBSTOSH}	Startup overshoot I _{SWBST} = 0.0 mA	_	- \	500	mV
V _{SWBSTTR}	Transient load response I _{SWBST} from 1.0 mA to 100 mA in 1.0 µs Maximum transient amplitude	-	-	300	mV
V _{SWBSTTR}	Transient load response I _{SWBST} from 100 mA to 1.0 mA in 1.0 µs Maximum transient amplitude	-	_	300	mV
t _{SWBSTTR}	Transient load response I _{SWBST} from 1.0 mA to 100 mA in 1.0 µs Time to settle 80 % of transient	-	_	500	μѕ
t _{SWBSTTR}	Transient load response I _{SWBST} from 100 mA to 1.0 mA in 1.0 µs Time to settle 80 % of transient	-	_	20	ms
I _{SWBSTHSQ}	NMOS Off leakage SWBSTIN = 4.5 V, SWBSTMODE [1:0] = 00	_	1.0	5.0	μΑ
tON _{SWBST}	Turn-on time Enable to 90 % of V _{SWBST} , I _{SWBST} = 0.0 mA	_	_	2.0	ms
f _{SWBST}	Switching frequency	_	2.0	_	MHz
η _{SWBST}	Efficiency I _{SWBST} = ISWBST _{MAX}	_	86	_	%

[1] Only in auto mode


10.4.6 LDO regulators description

This section describes the LDO regulators provided by the PF4210. All regulators use the main band gap as reference. See <u>Section 10.3 "Bias and references block description"</u>, for more information on the internal reference voltages.

A low-power mode is automatically activated by reducing bias currents when the load current is less than I_Lmax/5. However, the lowest bias currents may be attained by forcing the part into its low-power mode by setting the VGENxLPWR bit. The use of this bit is only recommended when the load is expected to be less than I_Lmax/50, otherwise performance may be degraded.


When a regulator is disabled, the output is discharged by an internal pull down. The pull down is also activated when RESETBMCU is low.

14-channel power management integrated circuit (PMIC) for audio/video applications



Transient response waveforms 10.4.6.1

Idealized stimulus and response waveforms for transient line and transient load tests are depicted in Figure 30. Note that the transient line and load response refers to the overshoot, or undershoot only, excluding the DC shift.



10.4.6.2 **Short-circuit protection**

All general purpose LDOs have short-circuit protection capability. The short-circuit protection (SCP) system includes debounced fault condition detection, regulator shutdown, and processor interrupt generation, to contain failures and minimize the chance of product damage. If a short-circuit condition is detected, the LDO is disabled by resetting its VGENxEN bit, while at the same time, an interrupt VGENxFAULTI is generated to flag the fault to the system processor. The VGENxFAULTI interrupt is maskable through the VGENxFAULTM mask bit.

14-channel power management integrated circuit (PMIC) for audio/video applications

The SCP feature is enabled by setting the REGSCPEN bit. If this bit is not set, the regulators do not automatically disable upon a short- circuit detection. However, the current limiter continues to limit the output current of the regulator. By default, the REGSCPEN is not set; therefore, at startup none of the regulators are disabled if an overloaded condition occurs. A fault interrupt, VGENxFAULTI, is generated in an overload condition regardless of the state of the REGSCPEN bit. See Table 89 for SCP behavior configuration.

Table 89. Short-circuit behavior

REGSCPEN[0]	Short-circuit behavior		
0	Current limit		
1	Shutdown		

10.4.6.3 LDO regulator control

Each LDO is fully controlled through its respective VGENxCTL register. This register enables the user to set the LDO output voltage according to <u>Table 90</u> for VGEN1 and VGEN2; and uses the voltage set point in <u>Table 91</u> for VGEN3 through VGEN6.

Table 90. VGEN1, VGEN2 output voltage configuration

Set point	VGENx[3:0]	VGENx output (V)
0	0000	0.800
1	0001	0.850
2	0010	0.900
3	0011	0.950
4	0100	1.000
5	0101	1.050
6	0110	1.100
7	0111	1.150
8	1000	1.200
9	1001	1.250
10	1010	1.300
11	1011	1.350
12	1100	1.400
13	1101	1.450
14	1110	1.500
15	1111	1.550

Table 91. VGEN3/ 4/ 5/ 6 output voltage configuration

Set point	VGENx[3:0]	VGENx output (V)
0	0000	1.80
1	0001	1.90

14-channel power management integrated circuit (PMIC) for audio/video applications

Set point	VGENx[3:0]	VGENx output (V)
2	0010	2.00
3	0011	2.10
4	0100	2.20
5	0101	2.30
6	0110	2.40
7	0111	2.50
8	1000	2.60
9	1001	2.70
10	1010	2.80
11	1011	2.90
12	1100	3.00
13	1101	3.10
14	1110	3.20
15	1111	3.30

Besides the output voltage configuration, the LDOs can be enabled or disabled at anytime during normal mode operation, as well as programmed to stay "ON" or be disabled when the PMIC enters standby mode. Each regulator has associated I²C bits for this. Table 92 presents a summary of all valid combinations of the control bits on VGENxCTL register and the expected behavior of the LDO output.

Table 92. LDO control (except VGEN1)

VGENxEN	VGENxLPWR	VGENxSTBY	STANDBY ^[1]	VGENxOUT
0	X	Х	X	Off
1	0	0	X	On
1	1	0	X	Low power
1	X	1	0	On
1	0	1	1	Off
1	1	1	1	Low-power

[1] STANDBY refers to a standby event.

<u>Table 93</u> through <u>Table 98</u> provide a description of all registers necessary to operate all six general purpose LDO regulators.

Table 93. Register VGEN1CTL - ADDR 0x6C

Name	Bit #	R/W	Default	Description		
VGEN1	3:0	R/W	0x80	Sets VGEN1 output voltage. See <u>Table 90</u> for all possible configurations.		
VGEN1EN	4	R/W	0x00	Enables or disables VGEN1 output • 0 = OFF • 1 = ON		
VGEN1STBY	5	R/W	0x00	Set VGEN1 output state when in standby. See <u>Table 92</u> .		

14-channel power management integrated circuit (PMIC) for audio/video applications

Name	Bit #	R/W	Default	Description
VGEN1LPWR	6	R/W	0x00	Enable low-power mode for VGEN1. See <u>Table 92</u> .
UNUSED	7	_	0x00	unused

Table 94. Register VGEN2CTL - ADDR 0x6D

Name	Bit#	R/W	Default	Description
VGEN2	3:0	R/W	0x80	Sets VGEN2 output voltage. See <u>Table 90</u> for all possible configurations.
VGEN2EN	4	R/W	0x00	Enables or disables VGEN2 output0 = OFF1 = ON
VGEN2STBY	5	R/W	0x00	Set VGEN2 output state when in standby. See <u>Table 92</u> .
VGEN2LPWR	6	R/W	0x00	Enable low-power mode for VGEN2. See <u>Table 92</u> .
UNUSED	7	-	0x00	unused

Table 95. Register VGEN3CTL - ADDR 0x6E

Name	Bit #	R/W	Default	Description
VGEN3	3:0	R/W	0x80	Sets VGEN3 output voltage. See <u>Table 91</u> for all possible configurations.
VGEN3EN	4	R/W	0x00	Enables or disables VGEN3 output0 = OFF1 = ON
VGEN3STBY	5	R/W	0x00	Set VGEN3 output state when in standby. Refer to <u>Table 92</u> .
VGEN3LPWR	6	R/W	0x00	Enable low-power mode for VGEN3. Refer to <u>Table 92</u> .
UNUSED	7	_	0x00	unused

Table 96. Register VGEN4CTL - ADDR 0x6F

Name	Bit #	R/W	Default	Description
VGEN4	3:0	R/W	0x80	Sets VGEN4 output voltage. See <u>Table 91</u> for all possible configurations.
VGEN4EN	4	R/W	0x00	Enables or disables VGEN4 output0 = OFF1 = ON
VGEN4STBY	5	R/W	0x00	Set VGEN4 output state when in standby. See <u>Table 92</u> .
VGEN4LPWR	6	R/W	0x00	Enable low-power mode for VGEN4. See <u>Table 92</u> .
UNUSED	7	_	0x00	unused

NXP Semiconductors

14-channel power management integrated circuit (PMIC) for audio/video applications

Table 97. Register VGEN5CTL - ADDR 0x70

Table 37. Register VOLNSCTL - ADDIT 0X/V					
Name	Bit #	R/W	Default	Description	
VGEN5	3:0	R/W	0x80	Sets VGEN5 output voltage. See <u>Table 91</u> for all possible configurations.	
VGEN5EN	4	R/W	0x00	Enables or disables VGEN5 output0 = OFF1 = ON	
VGEN5STBY	5	R/W	0x00	Set VGEN5 output state when in standby. See Table 92.	
VGEN5LPWR	6	R/W	0x00	Enable low-power mode for VGEN5. See <u>Table 92</u> .	
UNUSED	7	_	0x00	unused	

Table 98. Register VGEN6CTL - ADDR 0x71

Name	Bit#	R/W	Default	Description
VGEN6	3:0	R/W	0x80	Sets VGEN6 output voltage. See <u>Table 91</u> for all possible configurations.
VGEN6EN	4	R/W	0x00	Enables or disables VGEN6 output0 = OFF1 = ON
VGEN6STBY	5	R/W	0x00	Set VGEN6 output state when in standby. See <u>Table 92</u> .
VGEN6LPWR	6	R/W	0x00	Enable low-power mode for VGEN6. See <u>Table 92</u> .
UNUSED	7	_	0x00	unused

10.4.6.4 External components

<u>Table 99</u> lists the typical component values for the general purpose LDO regulators.

Table 99. LDO external components

Regulator	Output capacitor (µF) ^[1]
VGEN1	2.2
VGEN2	4.7
VGEN3	2.2
VGEN4	4.7
VGEN5	2.2
VGEN6	2.2

^[1] Use X5R/X7R ceramic capacitors.

PF4210 AFT DRAFT

14-channel power management integrated circuit (PMIC) for audio/video applications

10.4.6.5 LDO specifications

10.4.6.5.1 VGEN1

Table 100. VGEN1 electrical characteristics

All parameters are specified at T_{MIN} to T_{MAX} (see Table 4), V_{IN} = 3.6 V, V_{IN1} = 3.0 V, V_{GEN1} [3:0] = 1111, I_{GEN1} = 10 mA, typical external component values, unless otherwise noted. Typical values are characterized at V_{IN} = 3.6 V, I_{IN1} = 3.0 V, $V_{GEN1}[3:0] = 1111$, $I_{GEN1} = 10$ mA, and 25 °C, unless otherwise noted.

Symbol	Parameter	Min.	Тур.	Max.	Unit
VGEN1					· ′
V _{IN1}	Operating input voltage	1.75	_	3.40	V
VGEN1 _{NOM}	Nominal output voltage		Table 90		V
I _{GEN1}	Operating load current	0.0		100	mA
VGEN1 DC					,
V _{GEN1TOL}	Output voltage tolerance 1.75 V < V _{IN1} < 3.4 V 0.0 mA < I _{GEN1} < 100 mA VGEN1[3:0] = 0000 to 1111	-3.0	-	3.0	%
V _{GEN1LOR}	Load regulation $(V_{GEN1} = 100 \text{ mA}) - (V_{GEN1} \text{ at } I_{GEN1} = 0.0 \text{ mA})$ For any 1.75 V < V_{IN1} < 3.4 V	-	0.15	_	mV/mA
V _{GEN1LIR}	Line regulation (V _{GEN1} at V _{IN1} = 3.4 V) – (V _{GEN1} at V _{IN1} = 1.75 V) For any 0.0 mA < I _{GEN1} < 100 mA	-	0.30	_	mV/mA
I _{GEN1LIM}	Current limit I _{GEN1} when VGEN1 is forced to VGEN1 _{NOM} /2	122	167	200	mA
I _{GEN10CP}	Overcurrent protection threshold I _{GEN1} required to cause the SCP function to disable LDO when REGSCPEN = 1	115	_	200	mA
I _{GEN1Q}	Quiescent current No load, change in I _{VIN} and I _{VIN1} When VGEN1 enabled	_	14	_	μΑ
VGEN1 AC and	transient				
PSRR _{VGEN1}	PSRR I _{GEN1} = 75 mA, 20 Hz to 20 kHz VGEN1[3:0] = 0000 to 1101 VGEN1[3:0] = 1110, 1111	50 37	60 45	_	dB
NOISE _{VGEN1}	Output noise density V _{IN1} = 1.75 V, I _{GEN1} = 75 mA 100 Hz to < 1.0 kHz 1.0 kHz to < 10 kHz 10 kHz to 1.0 MHz		-108 -118 -124	-100 -108 -112	dBV/√Hz
SLWR _{VGEN1}	Turn on slew rate 10 % to 90 % of end value 1.75 V \leq V _{IN1} \leq 3.4 V, I _{GEN1} = 0.0 mA VGEN1[3:0] = 0000 to 0111 VGEN1[3:0] = 1000 to 1111			12.5 16.5	mV/µs
GEN1 _{tON}	Turn on time Enable to 90 % of end value, V _{IN1} = 1.75 V, 3.4 V I _{GEN1} = 0.0 mA	60	_	500	μѕ
GEN1 _{OSHT}	Startup overshoot V_{IN1} = 1.75 V, 3.4 V, I_{GEN1} = 0.0 mA	_	1.0	2.0	%
V _{GEN1LOTR}	Transient load response V _{IN1} = 1.75 V, 3.4 V I _{GEN1} = 10 mA to 100 mA in 1.0 µs. Peak of overshoot or undershoot of VGEN1 with respect to final value Peak of overshoot or undershoot of VGEN1 with respect to final value. See Figure 30	_	_	3.0	%

PF4210 AFT DRAFT

14-channel power management integrated circuit (PMIC) for audio/video applications

Symbol	Parameter	Min.	Тур.	Max.	Unit
VGEN1LITR	Transient line response $\begin{split} I_{GEN1} &= 75 \text{ mA} \\ & \text{VIN1}_{\text{INITIAL}} = 1.75 \text{ V to VIN1}_{\text{FINAL}} = 2.25 \text{ V for VGEN1[3:0]} = \\ & 0000 \text{ to 1101} \\ & \text{VIN1}_{\text{INITIAL}} = \text{V}_{GEN1} + 0.3 \text{ V to VIN1}_{\text{FINAL}} = \text{V}_{GEN1} + 0.8 \text{ V for VGEN1[3:0]} = \\ & \text{1110, 1111} \\ & \text{See Figure 30} \end{split}$	_	5.0	8.0	mV

[1] The PSRR of the regulators is measured with the perturbing signal at the input of the regulator. The power management IC is supplied separately from the input of the regulator and does not contain the perturbed signal. During measurements, care must be taken not to operate in the dropout region of the regulator under test.

10.4.6.5.2 VGEN2

Table 101. VGEN2 electrical characteristics

All parameters are specified at T_{MIN} to T_{MAX} (see Table 4), V_{IN} = 3.6 V, V_{IN1} = 3.0 V, V_{GEN2} [3:0] = 1111, I_{GEN2} = 10 mA, typical external component values, unless otherwise noted. Typical values are characterized at V_{IN} = 3.6 V, V_{IN1} = 3.0 V, V_{GEN2} [3:0] = 1111, I_{GEN2} = 10 mA and 25 °C, unless otherwise noted.

Symbol	Parameter	Min.	Тур.	Max.	Unit
VGEN2					
V _{IN1}	Operating input voltage	1.75	_	3.40	V
VGEN2 _{NOM}	Nominal output voltage		Table 90	_	V
I _{GEN2}	Operating load current	0.0	_	250	mA
VGEN2 active n	node - DC		1	1	1
V _{GEN2TOL}	Output voltage tolerance 1.75 V < V _{IN1} < 3.4 V 0.0 mA < I _{GEN2} < 250 mA VGEN2[3:0] = 0000 to 1111	-3.0	_	3.0	%
V _{GEN2LOR}	Load regulation $(V_{\rm GEN2} \text{ at } I_{\rm GEN2} = 250 \text{ mA}) - (V_{\rm GEN2} \text{ at } I_{\rm GEN2} = 0.0 \text{ mA})$ For any 1.75 V < $V_{\rm IN1}$ < 3.4 V	_	0.05	_	mV/mA
V _{GEN2LIR}	Line regulation $(V_{\rm GEN2}~at~V_{\rm IN1}=3.4~V)-(V_{\rm GEN2}~at~V_{\rm IN1}=1.75~V)$ For any 0.0 mA < $I_{\rm GEN2}$ < 250 mA	_	0.50	_	mV/mA
I _{GEN2LIM}	Current limit I _{GEN2} when VGEN2 is forced to VGEN2 _{NOM} /2	305	417	510	mA
GEN2OCP	Overcurrent protection threshold l _{GEN2} required to cause the SCP function to disable LDO when REGSCPEN = 1	290	_	500	mA
I _{GEN2Q}	Quiescent current No load, change in I _{VIN} and I _{VIN1} When VGEN2 enabled	_	16	_	μΑ
VGEN2 AC and	transient				
PSRR _{VGEN2}	PSRR I _{GEN2} = 187.5 mA, 20 Hz to 20 kHz VGEN2[3:0] = 0000 to 1101 VGEN2[3:0] = 1110, 1111	50 37	60 45	_	dB
NOISE _{VGEN2}	Output noise density V _{IN1} = 1.75 V, I _{GEN2} = 187.5 mA 100 Hz to < 1.0 kHz 1.0 kHz to < 10 kHz 10 kHz to 1.0 MHz	_ _ _	-108 -118 -124	-100 -108 -112	dBV/√Hz
SLWR _{VGEN2}	Turn on slew rate 10 % to 90 % of end value $1.75 \text{ V} \le \text{V}_{\text{IN}1} \le 3.4 \text{ V}_{\text{I}} \text{ I}_{\text{GEN2}} = 0.0 \text{ mA}$ VGEN2[3:0] = 0000 to 0111 VGEN2[3:0] = 1000 to 1111	_	_	12.5 16.5	mV/μs
GEN2 _{tON}	Turn on time Enable to 90 % of end value, V_{IN1} = 1.75 V, 3.4 V I_{GEN2} = 0.0 mA	60	_	500	μs

PF4210 AFT DRAFT

DRAFT DRAFT DRAFT

14-channel power management integrated circuit (PMIC) for audio/video applications

Symbol	Parameter	Min.	Тур.	Max.	Unit
GEN2 _{tOFF}	Turn off time Disable to 10 % of initial value, V_{IN1} = 1.75 V I_{GEN2} = 0.0 mA	_	_	10	ms
GEN2 _{OSHT}	Startup overshoot V_{IN1} = 1.75 V, 3.4 V, I_{GEN2} = 0.0 mA	_	1.0	2.0	%
V _{GEN2LOTR}	Transient load response V _{IN1} = 1.75 V, 3.4 V I _{GEN2} = 25 to 250 mA in 1.0 μs Peak of overshoot or undershoot of VGEN2 with respect to final value. See <u>Figure 30</u>	-	_	3.0	%
V _{GEN2LITR}	Transient line response I _{GEN2} = 187.5 mA VIN1 _{INITIAL} = 1.75 V to VIN1 _{FINAL} = 2.25 V for VGEN2[3:0] = 0000 to 1101 VIN1 _{INITIAL} = V _{GEN2} + 0.3 V to VIN1 _{FINAL} = V _{GEN2} + 0.8 V for VGEN2[3:0] = 1110, 1111 See Figure 30	5	5.0	8.0	mV

^[1] The PSRR of the regulators is measured with the perturbing signal at the input of the regulator. The power management IC is supplied separately from the input of the regulator and does not contain the perturbed signal. During measurements, care must be taken not to operate in the dropout region of the regulator under test.

10.4.6.5.3 VGEN3

Table 102. VGEN3 electrical characteristics

All parameters are specified at T_{MIN} to T_{MAX} (see Table 4), V_{IN} = 3.6 V, V_{IN2} = 3.6 V, V_{GEN3} [3:0] = 1111, I_{GEN3} = 10 mA, typical external component values, unless otherwise noted. Typical values are characterized at V_{IN} = 3.6 V, V_{IN2} = 3.6 V, V_{GEN3} [3:0] = 1111, I_{GEN3} = 10 mA, and 25 °C, unless otherwise noted.

Symbol	Parameter	Min.	Тур.	Max.	Unit
VGEN3					·
V _{IN2}	Operating input voltage 1.8 V ≤ VGEN3 _{NOM} ≤ 2.5 V 2.6 V ≤ VGEN3 _{NOM} ≤ 3.3 V	2.8 VGEN3 _{NOM} + 0.250	_	3.6 3.6	V
VGEN3 _{NOM}	Nominal output voltage	_	Table 91	_	V
I _{GEN3}	Operating load current	0.0	_	100	mA
VGEN3 DC					,
V _{GEN3TOL}	Output voltage tolerance VIN2 _{MIN} < V _{IN2} < 3.6 V 0.0 mA < I _{GEN3} < 100 mA VGEN3[3:0] = 0000 to 1111	-3.0	_	3.0	%
V _{GEN3LOR}	Load regulation $(V_{\rm GEN3} \mbox{ at } l_{\rm GEN3} = 100 \mbox{ mA}) - (V_{\rm GEN3} \mbox{ at } l_{\rm GEN3} = 0.0 \mbox{ mA})$ For any VIN2 _{MIN} $<$ V _{IN2} $<$ 3.6 V	_	0.07	_	mV/mA
V _{GEN3LIR}	Line regulation $(V_{GEN3} \text{ at V}_{IN2} = 3.6 \text{ V}) - (V_{GEN3} \text{ at VIN2}_{MIN})$ For any 0.0 mA < I_{GEN3} < 100 mA	_	0.8	_	mV/mA
I _{GEN3LIM}	Current limit I _{GEN3} when VGEN3 is forced to VGEN3 _{NOM} /2	127	167	200	mA
I _{GEN3OCP}	Overcurrent protection threshold I _{GEN3} required to cause the SCP function to disable LDO when REGSCPEN = 1	120	_	200	mA
I _{GEN3Q}	Quiescent current No load, change in I _{VIN} and I _{VIN2} When VGEN3 enabled	_	13	_	μΑ
VGEN3 AC and	transient				,
PSRR _{VGEN3}	PSRR I _{GEN3} = 75 mA, 20 Hz to 20 kHz VGEN3[3:0] = 0000 to 1110, V _{IN2} = VIN2 _{MIN} + 100 mV VGEN3[3:0] = 0000 to 1000, V _{IN2} = VGEN3 _{NOM} + 1.0 V	35 55	40 60	_	dB

PF4210 AFT DRAFT

14-channel power management integrated circuit (PMIC) for audio/video applications

Symbol	Parameter	Min.	Тур.	Max.	Unit
NOISE _{VGEN3}	Output noise density $V_{IN2} = VIN2_{MIN}, I_{GEN3} = 75 \text{ mA}$ 100 Hz to < 1.0 kHz 1.0 kHz to < 10 kHz 10 kHz to 1.0 MHz	=	-114 -129 -135	-102 -123 -130	dBV/√Hz
SLWR _{VGEN3}	Turn on slew rate 10 % to 90 % of end value VIN2 _{MIN} ≤ V _{IN2} ≤ 3.6 V ₁ I _{GEN3} = 0.0 mA VGEN3[3:0] = 0000 to 0011 VGEN3[3:0] = 0100 to 0111 VGEN3[3:0] = 1000 to 1011 VGEN3[3:0] = 1100 to 1111	= 1	_ _ _ _ _	22.0 26.5 30.5 34.5	mV/μs
GEN3 _{tON}	Turn on time Enable to 90 % of end value, V _{IN2} = VIN2 _{MIN} , 3.6 V I _{GEN3} = 0.0 mA	60	\	500	μѕ
GEN3 _{tOFF}	Turn off time Disable to 10 % of initial value, V _{IN2} = VIN2 _{MIN} I _{GEN3} = 0.0 mA	-		10	ms
GEN3 _{OSHT}	Startup overshoot V _{IN2} = VIN2 _{MIN} , 3.6 V, I _{GEN3} = 0.0 mA	-	1.0	2.0	%
V _{GEN3LOTR}	Transient load response V _{IN2} = VIN2 _{MIN} , 3.6 V I _{GEN3} = 10 to 100 mA in 1.0 µs Peak of overshoot or undershoot of VGEN3 with respect to final value. See Figure 30	- //>	-	3.0	%
V _{GEN3LITR}	Transient line response $\begin{split} &I_{\text{GEN3}} = 75 \text{ mA} \\ &\text{VIN2}_{\text{INITIAL}} = 2.8 \text{ V to VIN2}_{\text{FINAL}} = 3.3 \text{ V for VGEN3}[3:0] = \\ &0000 \text{ to } 0111 \\ &\text{VIN2}_{\text{INITIAL}} = V_{\text{GEN3}} + 0.3 \text{ V to VIN2}_{\text{FINAL}} = V_{\text{GEN3}} + 0.8 \text{ V for VGEN3}[3:0] = 1000 \text{ to } 1010 \\ &\text{VIN2}_{\text{INITIAL}} = V_{\text{GEN3}} + 0.25 \text{ V to VIN2}_{\text{FINAL}} = 3.6 \text{ V for VGEN3}[3:0] = 1011 \text{ to } 1111 \\ &\text{See Figure } 30 \end{split}$	-	5.0	8.0	mV

^[1] When the LDO output voltage is set above 2.6 V, the minimum allowed input voltage needs to be at least the output voltage plus 0.25 V, for proper regulation due to the dropout voltage generated through the internal LDO transistor.

10.4.6.5.4 VGEN4

Table 103. VGEN4 electrical characteristics

All parameters are specified at T_{MIN} to T_{MAX} (see <u>Table 4</u>), V_{IN} = 3.6 V, V_{IN2} = 3.6 V, V_{GEN4} [3:0] = 1111, I_{GEN4} = 10 mA, typical external component values, unless otherwise noted. Typical values are characterized at V_{IN} = 3.6 V, V_{IN2} = 3.6 V, V_{GEN4} [3:0] = 1111, I_{GEN4} = 10 mA, and 25 °C, unless otherwise noted.

Symbol	Parameter	Min.	Тур.	Max.	Unit
VGEN4					
V _{IN2}	Operating input voltage 1.8 V ≤ VGEN4 _{NOM} ≤ 2.5 V 2.6 V ≤ VGEN4 _{NOM} ≤ 3.3 V	2.8 VGEN4 _{NOM} + 0.250	_	3.6 3.6	V
VGEN4 _{NOM}	Nominal output voltage	_	Table 91	_	V
I _{GEN4}	Operating load current	0.0	_	350	mA
VGEN4 DC		1			
V _{GEN4TOL}	Output voltage tolerance $VIN2_{MIN} < V_{IN2} < 3.6 \ V \\ 0.0 \ mA < I_{GEN4} < 350 \ mA \\ VGEN4[3:0] = 0000 \ to \ 1111$	-3.0	_	3.0	%
V _{GEN4LOR}	Load regulation $(V_{GEN4} \text{ at } I_{GEN4} = 350 \text{ mA}) - (V_{GEN4} \text{ at } I_{GEN4} = 0.0 \text{ mA})$ For any VIN2 _{MIN} < V_{IN2} < 3.6 V	_	0.07	_	mV/mA

PF4210

All information provided in this document is subject to legal disclaimers.

^[2] The PSRR of the regulators is measured with the perturbing signal at the input of the regulator. The power management IC is supplied separately from the input of the regulator and does not contain the perturbed signal. During measurements, care must be taken not to operate in the dropout region of the regulator under test. VIN2_{MIN} refers to the minimum allowed input voltage for a particular output voltage.

PF4210 AFT DRAFT

NXP Semiconductors

14-channel power management integrated circuit (PMIC) for audio/video applications

Symbol	Parameter	Min.	Тур.	Max.	Unit
V _{GEN4LIR}	Line regulation $(V_{GEN4} \text{ at } 3.6 \text{ V}) - (V_{GEN4} \text{ at } \text{VIN2}_{MIN})$ For any 0.0 mA < I_{GEN4} < 350 mA	_	0.80	_	mV/mA
GEN4LIM	Current limit I _{GEN4} when VGEN4 is forced to VGEN4 _{NOM} /2	435	584.5	700	mA
GEN4OCP	Overcurrent protection threshold I _{GEN4} required to cause the SCP function to disable LDO when REGSCPEN = 1	420	_	700	mA
GEN4Q	Quiescent current No load, change in I _{VIN} and I _{VIN2} When VGEN4 enabled	-	13	-	μΑ
VGEN4 AC and	transient				
PSRR _{VGEN4}	PSRR I _{GEN4} = 262.5 mA, 20 Hz to 20 kHz VGEN4[3:0] = 0000 to 1110, V _{IN2} = VIN2 _{MIN} + 100 mV VGEN4[3:0] = 0000 to 1000, V _{IN2} = VGEN4 _{NOM} + 1.0 V	35 55	40 60	5	dB
NOISE _{VGEN4}	Output noise density V _{IN2} = VIN2 _{MIN} , I _{GEN4} = 262.5 mA 100 Hz to <1.0 kHz 1.0 kHz to <10 kHz 10 kHz to 1.0 kHz	E	-114 -129 -135	-102 -123 -130	dBV/√Hz
SLWR _{VGEN4}	Turn on slew rate 10 % to 90 % of end value VIN2 _{MIN} ≤ V _{IN2} ≤ 3.6 V, I _{GEN4} = 0.0 mA VGEN4[3:0] = 0000 to 0011 VGEN4[3:0] = 0100 to 0111 VGEN4[3:0] = 1000 to 1011 VGEN4[3:0] = 1100 to 1111		_ _ _ _	22.0 26.5 30.5 34.5	mV/μs
GEN4 _{tON}	Turn on time Enable to 90 % of end value, V _{IN2} = VIN2 _{MIN} , 3.6 V I _{GEN4} = 0.0 mA	60	_	500	μѕ
GEN4 _{tOFF}	Turn off time Disable to 10 % of initial value, V _{IN2} = VIN2 _{MIN} I _{GEN4} = 0.0 mA	_	_	10	ms
GEN4 _{OSHT}	Startup overshoot V_{IN2} = VIN2 _{MIN} , 3.6 V, I _{GEN4} = 0.0 mA	_	1.0	2.0	%
V _{GEN4} LOTR	Transient load response V _{IN2} = VIN2 _{MIN} , 3.6 V I _{GEN4} = 35 to 350 mA in 1.0 µs Peak of overshoot or undershoot of VGEN4 with respect to final value. See Figure 30	_	_	3.0	%
V _{GEN4LITR}	Transient line response I _{GEN4} = 262.5 mA VIN2 _{INITIAL} = 2.8 V to VIN2 _{FINAL} = 3.3 V for VGEN4[3:0] = 0000 to 0111 VIN2 _{INITIAL} = VGEN4 + 0.3 V to VIN2 _{FINAL} = V _{GEN4} + 0.8 V for VGEN4[3:0] = 1000 to 1010 VIN2 _{INITIAL} = V _{GEN4} + 0.25 V to VIN2 _{FINAL} = 3.6 V for VGEN4[3:0] = 1011 to 1111 See Figure 30	_	5.0	8.0	mV

When the LDO output voltage is set above 2.6 V the minimum allowed input voltage need to be at least the output voltage plus 0.25 V for proper

regulation due to the dropout voltage generated through the internal LDO transistor.

The PSRR of the regulators is measured with the perturbing signal at the input of the regulator. The power management IC is supplied separately from the input of the regulator and does not contain the perturbed signal. During measurements, care must be taken not to operate in the dropout region of the regulator under test. VIN2_{MIN} refers to the minimum allowed input voltage for a particular output voltage.

PF4210 AFT DRAFT

14-channel power management integrated circuit (PMIC) for audio/video applications

10.4.6.5.5 VGEN5

Table 104. VGEN5 electrical characteristics

All parameters are specified at T_{MIN} to T_{MAX} (see <u>Table 4</u>), V_{IN} = 3.6 V, V_{IN3} = 3.6 V, V_{GEN5} [3:0] = 1111, I_{GEN5} = 10 mA, typical external component values, unless otherwise noted. Typical values are characterized at V_{IN} = 3.6 V, VIN3 = 3.6 V, V_{GEN5} [3:0] = 1111, I_{GEN5} = 10 mA, and 25 °C, unless otherwise noted.

Symbol	Parameter	Min.	Тур.	Max.	Unit
VGEN5					_
V _{IN3}	Operating input voltage 1.8 V ≤ VGEN5 _{NOM} ≤ 2.5 V 2.6 V ≤ VGEN5 _{NOM} ≤ 3.3 V	2.8 VGEN5 _{NOM} + 0.250	E	4.5 4.5	V
VGEN5 _{NOM}	Nominal output voltage	-	Table 91	-	V
I _{GEN5}	Operating load current	0.0	-	100	mA
VGEN5 active I	node – DC				
V _{GEN5TOL}	Output voltage tolerance $VIN3_{MIN} < V_{IN3} < 4.5 \text{ V} \\ 0.0 \text{ mA} < I_{GEN5} < 100 \text{ mA} \\ VGEN5[3:0] = 0000 \text{ to } 1111$	-3.0		3.0	%
V _{GEN5LOR}	Load regulation $(V_{GEN5} \text{ at } I_{GEN5} = 100 \text{ mA}) - (V_{GEN5} \text{ at } I_{GEN5} = 0.0 \text{ mA})$ For any VIN3 _{MIN} $<$ V _{IN3} $<$ 4.5 mV	-	0.10	_	mV/mA
V _{GEN5LIR}	Line regulation $(V_{GENS} \ at \ V_{IN3} = 4.5 \ V) - (V_{GENS} \ at \ VIN3_{MIN})$ For any 0.0 mA < $I_{GENS} < 100 \ mA$	-	0.50	_	mV/mA
I _{GEN5LIM}	Current limit I _{GEN5} when VGEN5 is forced to VGEN5 _{NOM} /2	122	167	200	mA
I _{GEN5OCP}	Overcurrent protection threshold I_{GEN5} required to cause the SCP function to disable LDO when REGSCPEN = 1	120	_	200	mA
I _{GEN5Q}	Quiescent current No load, change in I _{VIN} and I _{VIN3} When VGEN5 enabled	_	13	_	μΑ
VGEN5 AC and	transient				
PSRR _{VGEN5}	PSRR I _{GEN5} = 75 mA, 20 Hz to 20 kHz VGEN5[3:0] = 0000 to 1111, V _{IN3} = VIN3 _{MIN} + 100 mV VGEN5[3:0] = 0000 to 1111, V _{IN3} = VGEN5 _{NOM} + 1.0 V	35 52	40 60		dB
NOISE _{VGEN5}	Output noise density V _{IN3} = VIN3 _{MIN} , I _{GEN5} = 75 mA 100 Hz to <1.0 kHz 1.0 kHz to <10 kHz 10 kHz to 1.0 MHz	_ _ _	-114 -129 -135	-102 -123 -130	dBV/√Hz
SLWR _{VGEN5}	Turn on slew rate 10 % to 90 % of end value VIN3 _{MIN} ≤ V _{IN3} ≤ 4.5 mV _. I _{GEN5} = 0.0 mA VGEN5[3:0] = 0000 to 0011 VGEN5[3:0] = 0100 to 0111 VGEN5[3:0] = 1000 to 1011 VGEN5[3:0] = 1100 to 1111	_ _ _	_ _ _	22.0 26.5 30.5 34.5	mV/μs
GEN5 _{tON}	Turn on time Enable to 90 % of end value, V_{IN3} = VIN3 $_{\text{MIN}}$, 4.5 V I_{GEN5} = 0.0 mA	60	_	500	μѕ
GEN5 _{tOFF}	Turn off time Disable to 10 % of initial value, V_{IN3} = VIN3 $_{MIN}$ I_{GEN5} = 0.0 mA	_	_	10	ms
GEN5 _{OSHT}	Startup overshoot V_{IN3} = VIN3 _{MIN} , 4.5 V, I _{GEN5} = 0.0 mA	_	1.0	2.0	%
V _{GEN5} LOTR	Transient load response $V_{IN3} = VIN3_{MIN}. \ 4.5 \ V$ $I_{GEN5} = 10 \ to \ 100 \ mA \ in \ 1.0 \ \mu s$ Peak of overshoot or undershoot of VGEN5 with respect to final value. See Figure 30	_	_	3.0	%

PF4210

All information provided in this document is subject to legal disclaimers.

PF4210 AFT DRAFT

DRAFT DRAFT DRAFT

14-channel power management integrated circuit (PMIC) for audio/video applications

Symbol	Parameter	Min.	Тур.	Max.	Unit
VGEN5LITR	Transient line response $\begin{split} &I_{GEN5} = 75 \text{ mA} \\ &VIN3_{NITIAL} = 2.8 \text{ V to VIN3}_{FINAL} = 3.3 \text{ V for VGEN5}[3:0] \\ &= 0000 \text{ to 0111} \\ &VIN3_{NITIAL} = V_{GEN5} + 0.3 \text{ V to VIN3}_{FINAL} = V_{GEN5} + 0.8 \text{ V for VGEN5}[3:0] = 1000 \text{ to 1111} \\ &See \underline{Figure~30} \end{split}$	_	5.0	8.0	mV

- [1] When the LDO output voltage is set above 2.6 V the minimum allowed input voltage need to be at least the output voltage plus 0.25 V for proper regulation due to the dropout voltage generated through the internal LDO transistor.
- [2] The PSRR of the regulators is measured with the perturbing signal at the input of the regulator. The power management IC is supplied separately from the input of the regulator and does not contain the perturbed signal. During measurements, care must be taken not to operate in the dropout region of the regulator under test. VIN3_{MIN} refers to the minimum allowed input voltage for a particular output voltage.

10.4.6.5.6 VGEN6

Table 105. VGEN6 electrical characteristics

All parameters are specified at T_{MIN} to T_{MAX} (see Table 4), V_{IN} = 3.6 V, V_{IN3} = 3.6 V, V_{GEN6} [3:0] = 1111, I_{GEN6} = 10 mA, typical external component values, unless otherwise noted. Typical values are characterized at V_{IN} = 3.6 V, V_{IN3} = 3.6 V, V_{GEN6} [3:0] = 1111, I_{GEN6} = 10 mA, and 25 °C, unless otherwise noted.

Symbol	Parameter	Min.	Тур.	Max.	Unit
VGEN6					_
V _{IN3}	Operating input voltage 1.8 V ≤ VGEN6 _{NOM} ≤ 2.5 V 2.6 V ≤ VGEN6 _{NOM} ≤ 3.3 V	2.8 VGEN6 _{NOM} + 0.250	=	4.5 4.5	V
VGEN6 _{NOM}	Nominal output voltage		Table 91	_	V
I _{GEN6}	Operating load current	0.0	_	200	mA
VGEN6 DC					
V _{GEN6TOL}	Output voltage tolerance $VIN3_{MIN} < V_{IN3} < 4.5 \text{ V} \\ 0.0 \text{ mA} < I_{GEN6} < 200 \text{ mA} \\ VGEN6[3:0] = 0000 \text{ to } 1111$	-3.0	_	3.0	%
V _{GEN6LOR}	Load regulation $(V_{GEN6} \text{ at } I_{GEN6} = 200 \text{ mA}) - (V_{GEN6} \text{ at } I_{GEN6} = 0.0 \text{ mA})$ For any VIN3 _{MIN} $<$ V _{IN3} $<$ 4.5 V	_	0.10	_	mV/mA
V _{GEN6LIR}	Line regulation $(V_{GEN6} \ at \ V_{IN3} = 4.5 \ V) - (V_{GEN6} \ at \ VIN3_{MIN})$ For any 0.0 mA < $I_{GEN6} < 200 \ mA$	_	0.50	_	mV/mA
I _{GEN6LIM}	Current limit I _{GEN6} when VGEN6 is forced to VGEN6 _{NOM} /2	232	333	475	mA
I _{GEN6OCP}	Overcurrent protection threshold I _{GEN6} required to cause the SCP function to disable LDO when REGSCPEN = 1	220	_	475	mA
I _{GEN6Q}	Quiescent current No load, change in I _{VIN} and I _{VIN3} When VGEN6 enabled	_	13	_	μΑ
VGEN6 AC and	transient		-		
PSRR _{VGEN6}	PSRR [2] I _{GEN6} = 150 mA, 20 Hz to 20 kHz VGEN6[3:0] = 0000 to 1111, V _{IN3} = VIN3 _{MIN} + 100 mV VGEN6[3:0] = 0000 to 1111, V _{IN3} = VGEN6 _{NOM} + 1.0 V	35 52	40 60	_	dB
NOISE _{VGEN6}	Output noise density V_{IN3} = VIN3 _{MIN} , I_{GEN6} = 150 mA 100 Hz to <1.0 kHz 1.0 kHz to <10 kHz 10 kHz to <10 kHz 10 kHz	_ _ _	-114 -129 -135	-102 -123 -130	dBV/√Hz
SLWR _{VGEN6}	Turn on slew rate 10 % to 90 % of end value $ VIN3_{MIN} \leq V_{IN3} \leq 4.5 \text{ V, } I_{GEN6} = 0.0 \text{ mA} \\ VGEN6[3:0] = 0000 \text{ to } 0011 \\ VGEN6[3:0] = 0100 \text{ to } 0111 \\ VGEN6[3:0] = 1000 \text{ to } 1011 \\ VGEN6[3:0] = 1100 \text{ to } 1111 $	_ _ _ _	_ _ _	22.0 26.5 30.5 34.5	mV/µs

PF4210

All information provided in this document is subject to legal disclaimers.

PF421 PAFT DRAFT

NXP Semiconductors

14-channel power management integrated circuit (PMIC) for audio/video applications

Symbol	Parameter	Min.	Тур.	Max.	Unit
GEN6 _{tON}	Turn on time Enable to 90 % of end value, V_{IN3} = VIN3 _{MIN} , 4.5 V I_{GEN6} = 0.0 mA	60	_	500	μs
GEN6 _{tOFF}	Turn-off time Disable to 10 % of initial value, V_{IN3} = VIN3 _{MIN} I_{GEN6} = 0.0 mA	_	_	10	ms
GEN6 _{OSHT}	Startup overshoot $V_{\text{IN3}} = \text{VIN3}_{\text{MIN}}, 4.5 \text{ V, I}_{\text{GEN6}} = 0 \text{ mA}$	_	1.0	2.0	%
V _{GEN6} LOTR	Transient load response $V_{IN3} = VIN3_{MIN}. \ 4.5 \ V$ $I_{GEN6} = 20 \ to \ 200 \ mA \ in \ 1.0 \ \mu s$ $Peak \ of \ overshoot \ or \ undershoot \ of \ VGEN6 \ with \ respect to \ final \ value. See \frac{Figure \ 30}{VGEN6}.$	- 4	-	3.0	%
V _{GEN6LITR}	Transient line response I _{GEN6} = 150 m VIN3 _{INITIAL} = 2.8 V to VIN3 _{FINAL} = 3.3 V for VGEN6[3:0] = 0000 to 0111 VIN3 _{INITIAL} = V _{GEN6} + 0.3 V to VIN3 _{FINAL} = V _{GEN6} + 0.8 V for VGEN6[3:0] = 1000 to 1111 See Figure 30		5.0	8.0	mV

When the LDO output voltage is set above 2.6 V the minimum allowed input voltage need to be at least the output voltage plus 0.25 V for proper regulation due to the dropout voltage generated through the internal LDO transistor.

10.4.6.6 VSNVS LDO/switch


VSNVS powers the low-power SNVS/RTC domain on the processor. It derives its power from either VIN, or coin cell, and cannot be disabled. When powered by both, VIN takes precedence when above the appropriate comparator threshold. When powered by VIN, VSNVS is an LDO capable of supplying seven voltages: 3.0, 1.8, 1.5, 1.3, 1.2, 1.1, and 1.0. The bits VSNVSVOLT[2:0] in register VSNVS CONTROL determine the output voltage. When powered by coin cell, VSNVS is an LDO capable of supplying 1.8, 1.5, 1.3, 1.2, 1.1, 1.0 as shown in Table 106.

If the 3.0 V option is chosen with the coin cell, VSNVS tracks the coin cell voltage by means of a switch, whose maximum resistance is 100 Ω. In this case, the VSNVS voltage is simply the coin cell voltage minus the voltage drop across the switch, which is 40 mV at a rated maximum load current of 1.8 mA (consumer version) or 1.0 mA (industrial version).

The default setting of the VSNVSVOLT[2:0] is 110, or 3.0 V, unless programmed otherwise in OTP. However, when the coin cell is applied for the very first time, VSNVS outputs 1.0 V. Only when V_{IN} is applied, VSNVS transitions to its default, or programmed value if different. Upon subsequent removal of V_{IN}, with the coin cell attached, VSNVS changes configuration from an LDO to a switch for the "110" setting, and remains as an LDO for the other settings, continuing to output the same voltage as when V_{IN} is applied, provided certain conditions are met as described in Table 106.

The PSRR of the regulators is measured with the perturbing signal at the input of the regulator. The power management IC is supplied separately from [2] the input of the regulator and does not contain the perturbed signal. During measurements, care must be taken not to operate in the dropout region of the regulator under test. VIN3_{MIN} refers to the minimum allowed input voltage for a particular output voltage.

14-channel power management integrated circuit (PMIC) for audio/video applications



<u>Table 106</u> provides a summary of the VSNVS operation at different input voltage V_{IN} and with or without coin cell connected to the system.

Table 106. VSNVS modes of operation

VSNVSVOLT[2:0]	VIN	Mode
110	> VTH1	VIN LDO 3.0 V
110	< VTL1	Coin cell switch
000 to 101	> VTH0	VIN LDO
000 to 101	< VTL0	Coin cell LDO

10.4.6.6.1 VSNVS control

The VSNVS output level is configured through the VSNVSVOLT[2:0] bits in VSNVSCTL register as shown in <u>Table 107</u>.

Table 107. Register VSNVSCTL - ADDR 0x6B

Table 107. Register VSNVSCTL - ADDR 0X0B						
Name	Bit #	R/W	Default	Description		
VSNVSVOLT	2:0	R/W	0x80	Configures VSNVS output voltage • 000 = 1.0 V • 001 = 1.1 V • 010 = 1.2 V • 011 = 1.3 V • 100 = 1.5 V • 101 = 1.8 V • 110 = 3.0 V • 111 = RSVD		
UNUSED	7:3	_	0x00	unused		

^[1] Only valid when a valid input voltage is present.

10.4.6.6.2 VSNVS external components

Table 108. VSNVS external components

Capacitor	Value (μF)				
VSNVS	0.47				

PF4210

All information provided in this document is subject to legal disclaimers.

PF4210 AFT DRAFT

14-channel power management integrated circuit (PMIC) for audio/video applications

10.4.6.6.3 VSNVS specifications

Table 109. VSNVS electrical characteristics

All parameters are specified at T_{MIN} to T_{MAX} (see Table 4), V_{IN} = 3.6 V, V_{SNVS} = 3.0 V, I_{SNVS} = 5.0 μ A, typical external component values, unless otherwise noted. Typical values are characterized at V_{IN} = 3.6 V, V_{SNVS} = 3.0 V, I_{SNVS} = 5.0 μ A, and 25 °C, unless otherwise noted.

Symbol	Parameter	Min.	Тур.	Max.	Unit
VSNVS				_	
VIN _{SNVS}	Operating input voltage Valid coin cell range Valid V _{IN}	1.8 2.25	=	3.3 4.5	V
I _{SNVS}	Operating load current $V_{INMIN} < V_{IN} < V_{INMAX} T_A = 0 ^{\circ}\text{C to } 85 ^{\circ}\text{C}$ $V_{INMIN} < V_{IN} < V_{INMAX} T_A = -40 ^{\circ}\text{C to } 105 ^{\circ}\text{C}$		= .	1800 1000	μΑ
VSNVS DC, LDC					
V _{SNVS}	Output voltage $ \begin{array}{l} 5.0 \; \mu \text{A} < I_{\text{SNVS}} < I_{\text{SNVS MAX}} \; (\text{OFF}) \\ 3.20 \; \text{V} < \text{V}_{\text{IN}} < 4.5 \; \text{V}, \; \text{VSNVSVOLT}[2:0] = 110 \\ \text{V}_{\text{TL0}} \text{VTH} < \text{V}_{\text{IN}} < 4.5 \; \text{V}, \; \text{VSNVSVOLT}[2:0] = [000] - [101] \\ 5.0 \; \mu \text{A} < I_{\text{SNVS}} < I_{\text{SNVS MAX}} \; (\text{ON}) \\ 3.20 \; \text{V} < \text{V}_{\text{IN}} < 4.5 \; \text{V}, \; \text{VSNVSVOLT}[2:0] = 110 \\ \text{UVDET} < \text{V}_{\text{IN}} < 4.5 \; \text{V}, \; \text{VSNVSVOLT}[2:0] = [000] - [101] \\ 5.0 \; \mu \text{A} < I_{\text{SNVS}} < I_{\text{SNVS}} \; \text{Max} \; (\text{Coin cell mode}) \\ 2.84 \; \text{V} < \text{V}_{\text{COIN}} < 3.3 \; \text{V}, \; \text{VSNVSVOLT}[2:0] = 110 \\ 1.8 \; \text{V} < \text{V}_{\text{COIN}} < 3.3 \; \text{V}, \; \text{VSNVSVOLT}[2:0] = [000] - [101] \\ \end{array} $	-5.0 % -8.0 % -5.0 % -4.0 % V _{COIN} - 0.04 -8.0 %	3.0 1.0 to 1.8 3.0 1.0 to 1.8	7.0 % 7.0 % 5.0 % 4.0 % V _{COIN} 7.0%	V
VSNVS _{DROP}	Dropout voltage $V_{IN} = V_{COIN} = 2.85 \text{ V, VSNVSVOLT}[2:0] = 110, I_{SNVS MAX}$	_	_	50	mV
ISNVS _{LIM}	Current limit $ VIN > V_{TH1}, VSNVSVOLT[2:0] = 110 \\ V_{IN} > V_{TH0}, VSNVSVOLT[2:0] = 000 to 101 \\ V_{IN} < V_{TL0}, VSNVSVOLT[2:0] = 000 to 101 \\ $	_ _ _ _		6750 6750 4500	μΑ
V _{TH0}	$V_{\rm IN}$ threshold (coin cell powered to $V_{\rm IN}$ powered) $V_{\rm IN}$ going high with valid coin cell VSNVSVOLT[2:0] = 000, 001, 010, 011, 100, 101	2.25	2.40	2.55	V
V _{TL0}	$\rm V_{IN}$ threshold (V _{IN} powered to coin cell powered) V _{IN} going low with valid coin cell VSNVSVOLT[2:0] = 000, 001, 010, 011, 100, 101	2.20	2.35	2.50	V
V _{HYST1}	V _{IN} threshold hysteresis for V _{TH1} – V _{TL1}	5.0	_	_	mV
V _{HYST0}	V _{IN} threshold hysteresis for V _{TH0} – V _{TL0}	5.0	_	_	mV
VSNVS _{CROSS}	Output voltage during crossover $VSNVSVOLT[2:0] = 110 \\ V_{COIN} > 2.9 V \\ Switch to LDO: V_{IN} > 2.825 V, I_{SNVS} = 100 \ \mu\text{A} \\ LDO to Switch: V_{IN} < 3.05 V, I_{SNVS} = 100 \ \mu\text{A}$	2.7	_	_	V
VSNVS AC and	transient				
tON _{SNVS}	Turn on time (load capacitor, $0.47~\mu\text{F}$) $V_{\text{IN}} > \text{UVDET to } 90~\% \text{ of } V_{\text{SNVS}}$ $V_{\text{COIN}} = 0.0~\text{V, } I_{\text{SNVS}} = 5.0~\mu\text{A}$ $V\text{SNVSVOLT[2:0]} = 000~\text{to } 110$	[4]	_	24	ms
V _{SNVSOSH}	Startup overshoot $VSNVSVOLT[2:0] = 000 \text{ to } 110$ $I_{SNVS} = 5.0 \mu\text{A}$ $dV_{IN}/dt = 50 \text{mV/}\mu\text{s}$	_	40	70	mV
V _{SNVSLITR}	Transient line response I_{SNVS} = 75 % of $I_{SNVSMAX}$ 3.2 V < V_{IN} < 4.5 V, VSNVSVOLT[2:0] = 110 2.45 V < V_{IN} < 4.5 V, VSNVSVOLT[2:0] = [000] - [101]		32 22		mV

DRAFT

14-channel power management integrated circuit (PMIC) for audio/video applications

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vsnvslotr	Transient load response $VSNVSVOLT[2:0] = 110 \\ 3.1 V (UVDETL) < V_{IN} \le 4.5 V \\ I_{SNVS} = 75 \text{ to } 750 \ \mu\text{A} \\ VSNVSVOLT[2:0] = 000 \text{ to } 101 \\ 2.45 \text{ V} < V_{IN} \le 4.5 \text{ V} \\ V_{TL0} > VIN, 1.8 \text{ V} \le V_{COIN} \le 3.3 \text{ V} \\ I_{SNVS} = 40 \ \mu\text{A to } I_{SNVS} \ \text{MAX} $	2.8	1.0	2.0	V %
	Refer to Figure 30				
VSNVS DC, sw	itch				
V _{INSNVS}	Operating input voltage Valid coin cell range	1.8	_	3.3	V
I _{SNVS}	Operating load current $T_A = 0 \text{ °C to } 85 \text{ °C}$ $T_A = -40 \text{ °C to } 105 \text{ °C}$	5.0 5.0	=	1800 1000	μΑ
R _{DSONSNVS}	Internal switch R _{DS(on)} V _{COIN} = 2.6 V	-		100	Ω
V _{TL1}	V _{IN} threshold (V _{IN} powered to coin cell powered) VSNVSVOLT[2:0] = 110	2.725	2.90	3.00	V
V _{TH1}	V _{IN} threshold (coin cell powered to V _{IN} powered) VSNVSVOLT[2:0] = 110	2.775	2.95	3.1	V

- [1] For 1.8 V I_{SNVS} limited to 100 μ A for V_{COIN} < 2.1 V
- During crossover from VIN to LICELL, the VSNVS output voltage may drop to 2.7 V before going to the LICELL voltage. This momentary drop does not cause any malfunction. The i.MX RTC continues to operate through the transition, and as a worst case it may switch to the internal RC oscillator for a few clock cycles before switching back to the external crystal oscillator.
- [3] The start-up of VSNVS is not monotonic. It first rises to 1.0 V and then settles to its programmed value within the specified tr₁ time.
- [4] From coin cell insertion to VSNVS =1.0 V, the delay time is typically 400 ms.

10.4.6.7 Coin cell battery backup

The LICELL pin provides for a connection of a coin cell backup battery or a "super" capacitor. If the voltage at VIN goes below the V_{IN} threshold (V_{TL1} and V_{TL0}), contact-bounced, or removed, the coin cell maintained logic is powered by the voltage applied to LICELL.

The supply for internal logic and the VSNVS rail switches over to the LICELL pin when VIN goes below VTL1 or VTL0, even in the absence of a voltage at the LICELL pin, resulting in clearing of memory and turning off of VSNVS. When system operation below VTL1 is required, for systems not utilizing a coin cell, connect the LICELL pin to any system voltage between 1.8 V and 3.0 V. A small capacitor should be placed from LICELL to ground under all circumstances.

10.4.6.7.1 Coin cell charger control

The coin cell charger circuit functions as a current-limited voltage source, resulting in the CC/CV taper characteristic typically used for rechargeable Lithium-lon batteries. The coin cell charger is enabled via the COINCHEN bit while the coin cell voltage is programmable through the VCOIN[2:0] bits on register COINCTL in Table 111. The coin cell charger voltage is programmable. In the on state, the charger current is fixed at ICOINHI. In Sleep and Standby modes, the charger current is reduced to a typical 10 μA . In the off state, coin cell charging is not available as the main battery could be depleted unnecessarily. The coin cell charging stops when V_{IN} is below UVDET.

Table 110. Coin cell charger voltage

VCOIN[2:0]	V _{COIN} (V) [1]
000	2.50

PF4210

All information provided in this document is subject to legal disclaimers.

14-channel power management integrated circuit (PMIC) for audio/video applications

VCOIN[2:0]	V _{COIN} (V) [1]
001	2.70
010	2.80
011	2.90
100	3.00
101	3.10
110	3.20
111	3.30

^[1] Coin cell voltage selected is based on the type of LICELL used in the system.

Table 111. Register COINCTL - ADDR 0x1A

Table 111. Register Contolle - Abbit 0x1A						
Name	Bit #	R/W	Default	Description		
VCOIN	2:0	R/W	0x00	Coin cell charger output voltage selection. See <u>Table 110</u> for all options selectable through these bits.		
COINCHEN	3	R/W	0x00	Enable or disable the coin cell charger		
UNUSED	7:4	_	0x00	unused		

10.4.6.7.2 External components

Table 112. Coin cell charger external components

Component	Value	Units
LICELL bypass capacitor	100	nF

10.4.6.7.3 Coin cell specifications

Table 113. Coin cell charger specifications

Parameter	Тур	Unit
Voltage accuracy	100	mV
Coin cell charge current in on mode ICOINHI	60	μΑ
Current accuracy	30	%

10.5 Control interface I²C block description

The PF4210 contains an I²C interface port which allows access by a processor, or any I²C master, to the register set. Via these registers the resources of the IC can be controlled. The registers also provide status information about how the IC is operating.

The SCL and SDA lines should be routed away from noisy signals and planes to minimize noise pick up. To prevent reflections in the SCL and SDA traces from creating false pulses, the rise and fall times of the SCL and SDA signals must be greater than 20 ns. This can be accomplished by reducing the drive strength of the I²C master via

PF4210

All information provided in this document is subject to legal disclaimers.

DRAFT

14-channel power management integrated circuit (PMIC) for audio/video applications

software. Alternatively, this can be accomplished by using small capacitors from SCL and SDA to ground. For example, use 5.1 pF capacitors from SCL and SDA to ground for bus pull-up resistors of 4.8 k Ω .

10.5.1 I²C device ID

I²C interface protocol requires a device ID for addressing the target IC on a multi-device bus. To allow flexibility in addressing for bus conflict avoidance, fuse programmability is provided to allow configuration for the lower 3 address LSB(s). See Section 10.1.2 "One time programmability (OTP)" for more details. This product supports 7-bit addressing only; support is not provided for 10-bit or general call addressing.

Note: When the TBB bits for the I^2 C slave address are written, the next access to the chip, must then use the new slave address; these bits take affect right away.


10.5.2 I²C operation

The I²C mode of the interface is implemented generally following the fast mode definition which supports up to 400 kbits/s operation (exceptions to the standard are noted to be 7-bit only addressing and no support for general call addressing). Timing diagrams, electrical specifications, and further details can be found in the I²C specification, which is available for download at:

http://www.nxp.com/acrobat_download/literature/9398/39340011.pdf

I²C read operations are also performed in byte increments separated by an ACK. Read operations also begin with the MSB and each byte is sent out unless a STOP command or NACK is received prior to completion.

The following examples show how to write and read data to and from the IC. The host initiates and terminates all communication. The host sends a master command packet after driving the start condition. The device responds to the host if the master command packet contains the corresponding slave address. In the following examples, the device is shown always responding with an ACK to transmissions from the host. If at any time a NACK is received, the host should terminate the current transaction and retry the transaction.



10.5.3 Interrupt handling

The system is informed about important events based on interrupts. Unmasked interrupt events are signaled to the processor by driving the INTB pin low.

PF4210

All information provided in this document is subject to legal disclaimers

DRAFT

DRAFT DRAFT DRAFT

14-channel power management integrated circuit (PMIC) for audio/video applications

Each interrupt is latched so even if the interrupt source becomes inactive, the interrupt remains set until cleared. Each interrupt can be cleared by writing a "1" to the appropriate bit in the Interrupt Status register; this also causes the INTB pin to go high. If there are multiple interrupt bits set, the INTB pin remains low until all are either masked or cleared. If a new interrupt occurs while the processor clears an existing interrupt bit, the INTB pin remains low.

Each interrupt can be masked by setting the corresponding mask bit to a 1. As a result, when a masked interrupt bit goes high, the INTB pin does not go low. A masked interrupt can still be read from the Interrupt Status register. This gives the processor the option of polling for status from the IC. The IC powers up with all interrupts masked, so the processor must initially poll the device to determine if any interrupts are active. Alternatively, the processor can unmask the interrupt bits of interest. If a masked interrupt bit was already high, the INTB pin goes low after unmasking.

The sense registers contain status and input sense bits so the system processor can poll the current state of interrupt sources. They are read only, and not latched or clearable.

Interrupts generated by external events are debounced; therefore, the event needs to be stable throughout the debounce period before an interrupt is generated. Nominal debounce periods for each event are documented in the INT summary <u>Table 114</u>. Due to the asynchronous nature of the debounce timer, the effective debounce time can vary slightly.

10.5.4 Interrupt bit summary

Table 114 summarizes all interrupt, mask, and sense bits associated with INTB control.

Table 114. Interrupt, mask and sense bits

Interrupt	Mask	Sense	Purpose	Trigger	Debounce time (ms)
LOWVINI	LOWVINM	LOWVINS	Low input voltage detect Sense is 1 if below 2.80 V threshold	H to L	3.9 [1]
PWRONI	PWRONM	PWRONS	Power on button event	H to L	31.25 ^[1]
			Sense is 1 if PWRON is high.	L to H	31.25
THERM110	THERM110M	THERM110S	Thermal 110 °C threshold Sense is 1 if above threshold	Dual	3.9
THERM120	THERM120M	THERM120S	Thermal 120 °C threshold Sense is 1 if above threshold	Dual	3.9
THERM125	THERM125M	THERM125S	Thermal 125 °C threshold Sense is 1 if above threshold	Dual	3.9
THERM130	THERM130M	THERM130S	Thermal 130 °C threshold Sense is 1 if above threshold	Dual	3.9
SW1AFAULTI	SW1AFAULTM	SW1AFAULTS	Regulator 1A overcurrent limit Sense is 1 if above current limit	L to H	8.0
SW1BFAULTI	SW1BFAULTM	SW1BFAULTS	Regulator 1B overcurrent limit Sense is 1 if above current limit	L to H	8.0
SW1CFAULTI	SW1CFAULTM	SW1CFAULTS	Regulator 1C overcurrent limit Sense is 1 if above current limit	L to H	8.0
SW2FAULTI	SW2FAULTM	SW2FAULTS	Regulator 2 overcurrent limit Sense is 1 if above current limit	L to H	8.0
SW3AFAULTI	SW3AFAULTM	SW3AFAULTS	Regulator 3A overcurrent limit Sense is 1 if above current limit	L to H	8.0
SW3BFAULTI	SW3BFAULTM	SW3BFAULTS	Regulator 3B overcurrent limit Sense is 1 if above current limit	L to H	8.0
SW4FAULTI	SW4FAULTM	SW4FAULTS	Regulator 4 overcurrent limit Sense is 1 if above current limit	L to H	8.0
SWBSTFAULTI	SWBSTFAULTM	SWBSTFAULTS	SWBST overcurrent limit Sense is 1 if above current limit	L to H	8.0

14-channel power management integrated circuit (PMIC) for audio/video applications

Interrupt	Mask	Sense	Purpose	Trigger	Debounce time (ms)
VGEN1FAULTI	VGEN1FAULTM	VGEN1FAULTS	VGEN1 overcurrent limit Sense is 1 if above current limit	L to H	8.0
VGEN2FAULTI	VGEN2FAULTM	VGEN2FAULTS	VGEN2 overcurrent limit Sense is 1 if above current limit	L to H	8.0
VGEN3FAULTI	VGEN3FAULTM	VGEN3FAULTS	VGEN3 overcurrent limit Sense is 1 if above current limit	L to H	8.0
VGEN4FAULTI	VGEN4FAULTM	VGEN4FAULTS	VGEN4 overcurrent limit Sense is 1 if above current limit	L to H	8.0
VGEN5FAULTI	VGEN5FAULTM	VGEN1FAULTS	VGEN5 overcurrent limit Sense is 1 if above current limit	L to H	8.0
VGEN6FAULTI	VGEN6FAULTM	VGEN6FAULTS	VGEN6 overcurrent limit Sense is 1 if above current limit	L to H	8.0
OTP_ECCI	OTP_ECCM	OTP_ECCS	1 or 2 bit error detected in OTP registers Sense is 1 if error detected	L to H	8.0

^[1] Debounce timing for the falling edge can be extended with PWRONDBNC[1:0].

A full description of all interrupt, mask, and sense registers is provided in <u>Table 115</u> to <u>Table 126</u>.

Table 115. Register INTSTAT0 - ADDR 0x05

ADDITION REGISTER TO ADDITION OF THE PROPERTY				
Name	Bit #	R/W	Default	Description
PWRONI	0	R/W1C	0	Power on interrupt bit
LOWVINI	1	R/W1C	0	Low-voltage interrupt bit
THERM110I	2	R/W1C	0	110 °C Thermal interrupt bit
THERM120I	3	R/W1C	0	120 °C Thermal interrupt bit
THERM125I	4	R/W1C	0	125 °C Thermal interrupt bit
THERM130I	5	R/W1C	0	130 °C Thermal interrupt bit
UNUSED	7:6	_	00	unused

Table 116. Register INTMASK0 - ADDR 0x06

Table 116. Register INTMASKO - ADDR 0x00					
Name	Bit #	R/W	Default	Description	
PWRONM	0	R/W1C	1	Power on interrupt mask bit	
LOWVINM	1	R/W1C	1	Low-voltage interrupt mask bit	
THERM110M	2	R/W1C	1	110 °C thermal interrupt mask bit	
THERM120M	3	R/W1C	1	120 °C thermal interrupt mask bit	
THERM125M	4	R/W1C	1	125 °C thermal interrupt mask bit	
THERM130M	5	R/W1C	1	130 °C thermal interrupt mask bit	
UNUSED	7:6	_	00	unused	

Table 117. Register INTSENSE0 - ADDR 0x07

Description
Power on sense bit • 0 = PWRON low • 1 = PWRON high

14-channel power management integrated circuit (PMIC) for audio/video applications

Name	Bit #	R/W	Default	Description
LOWVINS	1	R	0	Low-voltage sense bit • 0 = VIN > 2.8 V • 1 = VIN ≤ 2.8 V
THERM110S	2	R	0	110 °C thermal sense bit0 = Below threshold1 = Above threshold
THERM120S	3	R	0	120 °C thermal sense bit0 = Below threshold1 = Above threshold
THERM125S	4	R	0	125 °C thermal sense bit0 = Below threshold1 = Above threshold
THERM130S	5	R	0	130 °C thermal sense bit0 = Below threshold1 = Above threshold
UNUSED	6	_	0	unused
VDDOTPS	7	R	00	Additional VDDOTP voltage sense pin • 0 = VDDOTP grounded • 1 = VDDOTP to VCOREDIG or greater

Table 118. Register INTSTAT1 - ADDR 0x08

Name	Bit#	R/W	Default	Description
SW1AFAULTI	0	R/W1C	0	SW1A overcurrent interrupt bit
SW1BFAULTI	1	R/W1C	0	SW1B overcurrent interrupt bit
SW1CFAULTI	2	R/W1C	0	SW1C overcurrent interrupt bit
SW2FAULTI	3	R/W1C	0	SW2 overcurrent interrupt bit
SW3AFAULTI	4	R/W1C	0	SW3A overcurrent interrupt bit
SW3BFAULTI	5	R/W1C	0	SW3B overcurrent interrupt bit
SW4FAULTI	6	R/W1C	0	SW4 overcurrent interrupt bit
UNUSED	7	_	0	unused

Table 119. Register INTMASK1 - ADDR 0x09

Name	Bit#	R/W	Default	Description
SW1AFAULTM	0	R/W	1	SW1A overcurrent interrupt mask bit
SW1BFAULTM	1	R/W	1	SW1B overcurrent interrupt mask bit
SW1CFAULTM	2	R/W	1	SW1C overcurrent interrupt mask bit
SW2FAULTM	3	R/W	1	SW2 overcurrent interrupt mask bit
SW3AFAULTM	4	R/W	1	SW3A overcurrent interrupt mask bit

14-channel power management integrated circuit (PMIC) for audio/video applications

Name	Bit#	R/W	Default	Description
SW3BFAULTM	5	R/W	1	SW3B overcurrent interrupt mask bit
SW4FAULTM	6	R/W	1	SW4 overcurrent interrupt mask bit
UNUSED	7	_	0	unused

Table 120. Register INTSENSE1 - ADDR 0x0A

Name	Bit #	R/W	Default	Description
SW1AFAULTS	0	R	0	SW1A overcurrent sense bit0 = Normal operation1 = Above current limit
SW1BFAULTS	1	R	0	SW1B overcurrent sense bit0 = Normal operation1 = Above current limit
SW1CFAULTS	2	R	0	SW1C overcurrent sense bit0 = Normal operation1 = Above current limit
SW2FAULTS	3	R	0	SW2 overcurrent sense bit0 = Normal operation1 = Above current limit
SW3AFAULTS	4	R	0	SW3A overcurrent sense bit0 = Normal operation1 = Above current limit
SW3BFAULTS	5	R	0	SW3B overcurrent sense bit0 = Normal operation1 = Above current limit
SW4FAULTS	6	R	0	SW4 overcurrent sense bit • 0 = Normal operation • 1 = Above current limit
UNUSED	7	_	0	unused

Table 121. Register INTSTAT3 - ADDR 0x0E

Name	Bit #	R/W	Default	Description		
SWBSTFAULTI	0	R/W1C	0	SWBST overcurrent limit interrupt bit		
UNUSED	6:1	_	0x00	unused		
OTP_ECCI	7	R/W1C	0	OTP error interrupt bit		

Table 122. Register INTMASK3 - ADDR 0x0F

Name	Bit#	R/W	Default	Description
SWBSTFAULTM	0	R/W	1	SWBST overcurrent limit interrupt mask bit
UNUSED	6:1	_	0x00	unused
OTP_ECCM	7	R/W	1	OTP error interrupt mask bit

PF4210 AFT DRAFT

14-channel power management integrated circuit (PMIC) for audio/video applications

Table 123. Register INTSENSE3 - ADDR 0x10

Table 120. Register in Tolling to ADDR 0x10						
Name	Bit #	R/W	Default	Description		
SWBSTFAULTS	0	R	0	SWBST overcurrent limit sense bit • 0 = Normal operation • 1 = Above current limit		
UNUSED	6:1	_	0x00	unused		
OTP_ECCS	7	R	0	OTP error sense bit • 0 = No error detected • 1 = OTP error detected		

Table 124. Register INTSTAT4 - ADDR 0x11

Name	Bit#	R/W	Default	Description
VGEN1FAULTI	0	R/W1C	0	VGEN1 overcurrent interrupt bit
VGEN2FAULTI	1	R/W1C	0	VGEN2 overcurrent interrupt bit
VGEN3FAULTI	2	R/W1C	0	VGEN3 overcurrent interrupt bit
VGEN4FAULTI	3	R/W1C	0	VGEN4 overcurrent interrupt bit
VGEN5FAULTI	4	R/W1C	0	VGEN5 overcurrent interrupt bit
VGEN6FAULTI	5	R/W1C	0	VGEN6 overcurrent interrupt bit
UNUSED	7:6	-	00	unused

Table 125. Register INTMASK4 - ADDR 0x12

Name	Bit#	R/W	Default	Description
VGEN1FAULTM	0	R/W	1	VGEN1 overcurrent interrupt mask bit
VGEN2FAULTM	1	R/W	1	VGEN2 overcurrent interrupt mask bit
VGEN3FAULTM	2	R/W	1	VGEN3 overcurrent interrupt mask bit
VGEN4FAULTM	3	R/W	1	VGEN4 overcurrent interrupt mask bit
VGEN5FAULTM	4	R/W	1	VGEN5 overcurrent interrupt mask bit
VGEN6FAULTM	5	R/W	1	VGEN6 overcurrent interrupt mask bit
UNUSED	7:6	_	00	unused

Table 126. Register INTSENSE4 - ADDR 0x13

Name	Bit #	R/W	Default	Description
VGEN1FAULTS	0	R	0	VGEN1 overcurrent sense bit • 0 = Normal operation • 1 = Above current limit
VGEN2FAULTS	1	R	0	VGEN2 overcurrent sense bit • 0 = Normal operation • 1 = Above current limit
VGEN3FAULTS	2	R	0	VGEN3 overcurrent sense bit O = Normal operation 1 = Above current limit
VGEN4FAULTS	3	R	0	VGEN4 overcurrent sense bit • 0 = Normal operation • 1 = Above current limit

Name	Bit#	R/W	Default	Description
VGEN5FAULTS	4	R	0	VGEN5 overcurrent sense bit • 0 = Normal operation • 1 = Above current limit
VGEN6FAULTS	5	R	0	VGEN6 overcurrent sense bit • 0 = Normal operation • 1 = Above current limit
UNUSED	7:6	_	00	unused

10.6 Specific registers

10.6.1 IC and version identification

The IC and other version details can be read via identification bits. These are hard-wired on chip and described in <u>Table 127</u> to <u>Table 129</u>.

Table 127. Register DEVICEID - ADDR 0x00

Name	Bit #	R/W	Default	Description
DEVICEID	3:0	R	0x00	Die version • 0000 = PF4210
UNUSED	7:4		0x01	unused

Table 128. Register SILICON REV- ADDR 0x03

Table 126. Register Siciotivi REV- ADDR 0x03					
Name	Bit #	R/W	Default	Description	
METAL_LAYER_REV	3:0	R	0x00	Represents the metal mask revision Pass 0.0 = 0000 Pass 0.15 = 1111	
FULL_LAYER_REV	7:4	R	0x01	Represents the full mask revision Pass 1.0 = 0001 Pass 15.0 = 1111	

Table 129. Register FABID - ADDR 0x04

Name	Bit#	R/W	Default	Description
FIN	1:0	R	0x00	Allows for characterizing different options within the same reticule
FAB	3:2	R	0x00	Represents the wafer manufacturing facility
Unused	7:0	R	0x00	unused

14-channel power management integrated circuit (PMIC) for audio/video applications

10.6.2 Embedded memory

There are four register banks of general purpose embedded memory to store critical data. The data written to MEMA[7:0], MEMB[7:0], MEMC[7:0], and MEMD[7:0] is maintained by the coin cell when the main battery is deeply discharged, removed, or contact-bounced. The contents of the embedded memory are reset by COINPORB. The banks can be used for any system need for bit retention with coin cell backup.

Table 130. Register MEMA ADDR 0x1C

Name	Bit#	R/W	Default	Description
MEMA	7:0	R/W	0	Memory bank A

Table 131. Register MEMB ADDR 0x1D

Name	Bit #	R/W	Default	Description
MEMB	7:0	R/W	0	Memory bank B

Table 132. Register MEMC ADDR 0x1E

Name	Bit#	R/W	Default	Description
MEMC	7:0	R/W	0	Memory bank C

Table 133. Register MEMD ADDR 0x1F

Name	Bit #	R/W	Default	Description
MEMD	7:0	R/W	0	Memory bank D

10.7 Register bitmap

The register map is comprised of thirty-two pages, and its address and data fields are each eight bits wide. Only the first two pages can be accessed. On each page, registers 0 to 0x7F are referred to as 'functional', and registers 0x80 to 0xFF as 'extended'. On each page, the functional registers are the same, but the extended registers are different. To access registers in Table 135, one must first write 0x01 to the page register at address 0x7F, and to access registers in Table 136, one must first write 0x02 to the page register at address 0x7F. To access Table 134, from one of the extended pages, no write to the page register is necessary.

Registers missing in the sequence are reserved; reading from them returns a value 0x00, and writing to them has no effect.

The contents of all registers are given in the tables defined in this chapter; each table is structured as follows:

Name: Name of the bit.

Bit #: The bit location in the register (7-0)

R/W: Read / Write access and control

- · R is read-only access
- · R/W is read and write access

PF4210


All information provided in this document is subject to legal disclaimers.

DRAFT

14-channel power management integrated circuit (PMIC) for audio/video applications

• RW1C is read and write access with write 1 to clear

Reset: Reset signals are color coded based on the following legend.



Default: The value after reset, as noted in the default column of the memory map.

- Fixed defaults are explicitly declared as 0 or 1
- "X" corresponds to read/write bits which are initialized at startup, based on the OTP fuse settings or default if VDDOTP = 1.5 V. Bits are subsequently I²C modifiable, when their reset has been released. "X" may also refer to bits which may have other dependencies. For example, some bits may depend on the version of the IC, or a value from an analog block, for instance the sense bits for the interrupts.

10.7.1 Register map

Table 134. Functional page

	BITS[7:0]											
Add	Register name	R/W	Default	7	6	5	4	3	2	1	0	
00	DeviceID	R	8'b0001_00					DEVICE ID [3:0]				
			00	0	0	0	1	0	0	0	0	
03	SILICONREVID	R	8'b0001_00 00		FULL_LAY	'ER_REV[3:0]			METAL_LA	YER_REV[3:0]		
			00	x	x	x	x	х	x	x	x	
04	FABID	R	8'b0000_00 00		_	_	_	FAE	[1:0]	FIN	[1:0]	
			00	0	0	0	0	0	0	0	0	
05	INTSTAT0	RW 1C	8'b0000_00 00		_	THERM130I	THERM125I	THERM120I	THERM110I	LOWVINI	PWRONI	
		ic	00	0	0	0	0	0	0	0	0	
06	INTMASK0	R/W	8'b0011_11 11	_	_	THERM130M	THERM125M	THERM120M	THERM110M	LOWVINM	PWRONM	
				0	0	1	1	1	1	1	1	
07	INTSENSE0	R	8'b00xx_xxxx	VDDOTPS	RSVD	THERM130S	THERM125S	THERM120S	THERM110S	LOWVINS	PWRONS	
				0	0	x	x	x	х	х	X	
80	INTSTAT1	RW 1C	8'b0000_00 00	_	SW4FAULTI	SW3BFAULTI	SW3AFAULTI	SW2FAULTI	SW1CFAULTI	SW1BFAULTI	SW1AFAULTI	
		ic	00	0	0	0	0	0	0		0	
09	INTMASK1	R/W	8'b0111_11 11	_	SW4FAULT M	SW3BFAULTM	SW3AFAUL TM	SW2FAULTM	SW1CFAUL TM	SW1BFAULTM	SW1AFAULTM	
				0	1	1	1	1	1	1	1	
0A	INTSENSE1	R	8'b0xxx_xxxx	_	SW4FAULTS	SW3BFAULTS	SW3AFAUL TS	SW2FAULTS	SW1CFAUL TS	SW1BFAULTS	SW1AFAULTS	
				0	х	x	x	х	x	х	x	
0E	INTSTAT3	RW 1C	8'b0000_00 00	OTP_ECCI	_	_	_	_	_	_	x I[1:0] 0 PWRONI 0 PWRONM 1 PWRONS x SW1AFAULTI 0 SW1AFAULTM 1 SW1AFAULTS x SWBSTFAULTI 0 SWBSTFAULTI 0 SWBSTFAULTI TM	
		10	00	0	0	0	0	0	0	0		
0F	INTMASK3	R/W	8'b1000_00 01	OTP_ECCM	_	_	_	_	_	_		
				1	0	0	0	0	0	0	1	
10	INTSENSE3	R	8'b0000_00 0x	OTP_ECCS	_	_	_	_	_	_		
				0	0	0	0	0	0	0	x	

PF4210

All information provided in this document is subject to legal disclaimers.

PF4210 AFT DRAFT

NXP Semiconductors

14-channel power management integrated circuit (PMIC) for audio/video applications

				BITS[7:0]							
Add	Register name	R/W	Default	7	6	5	4	3	2	1	0
11	INTSTAT4	RW 1C	8'b0000_00	_	_	VGEN6FAULTI	VGEN5FAU LTI	VGEN4FAU LTI	VGEN3FAU LTI	VGEN2FAULTI	VGEN1FAULTI
				0	0	0	0	0	0	0	0
12	2 INTMASK4	R/W	8'b0011_11 11	_	_	VGEN6 FAULTM	VGEN5 FAULTM	VGEN4 FAULTM	VGEN3 FAULTM	VGEN2 FAULTM	VGEN1 FAULTM
				0	0	1	1	1	1	1	1
13	INTSENSE4	R	8'b00xx_xxxx	_	_	VGEN6 FAULTS	VGEN5 FAULTS	VGEN4 FAULTS	VGEN3 FAULTS	VGEN2 FAULTS	VGEN1 FAULTS
				0	0	х	X	х	х	x	х
1A	COINCTL	R/W	8'b0000_00 00	_	_	-	-	COINCHEN		VCOIN[2:0]	
			00	0	0	0	0	0	0	0	0
1B	PWRCTL	R/W	8'b0001_00 00	REGSCPEN	STANDBYI NV	STBYD	LY[1:0]		DBNC[1:0]	PWRONRST EN	RESTARTEN
				0	0	0	1	0	0	0	0
1C	MEMA	R/W	8'b0000_00 00					EMA[7:0]			
				0	0	0	0	0	0	0	0
1D	MEMB	R/W	8'b0000_00 00	-		P.		EMB[7:0]	T.	T.	
				0	0	0	0	0	0	0	0
1E	MEMC	R/W	8'b0000_00			l.		MC[7:0]	T.	T.	
				0	0	0	0	0	0	0	0
1F	MEMD	R/W	8'b0000_00 00					MD[7:0]	T	T	
				0	0	0	0	0	0	0	0
20	SW1ABVOLT	R/W /M		-	_				AB[5:0]		
				0	0	Х	х	х	х	х	х
21	SW1ABSTBY	R/W	8'b00xx_xxxx	_					STBY[5:0]		
				0	0	х	х	х	х	Х	X
22	SW1ABOFF	R/W	8'b00xx_xxxx	-					BOFF[5:0]	T.	
				0	0	X	х	х	Х		х
23	SW1ABMODE	R/W	8'b0000_10 00			SW1ABOMO DE	_		SW1AE	BMODE[3:0]	
				0	0	0	0	1	0	0	0
24	SW1ABCONF	R/W	8'bxx00_xx	SW1ABDV8	SSPEED[1:0]	SW1BAPI	HASE[1:0]	SW1ABF	FREQ[1:0]	_	SW1ABILIM
			00	x	х	0	0	х	x	0	0
2E	SW1CVOLT	R/W	8'b00xx_xxxx	_	_			SW	1C[5:0]		
				0	0	х	х	х	х	х	x
2F	SW1CSTBY	R/W	8'b00xx_xxxx	_	_			SW1C	STBY[5:0]		
				0	0	х	х	х	х	х	х
30	SW1COFF	R/W	8'b00xx_xxxx	_	_			SW1C	OFF[5:0]		
				0	0	х	х	х	х	х	х
31	SW1CMODE	R/W	8'b0000_10	_	_	SW1COMODE	_		SW1C	MODE[3:0]	
			00	0	0	0	0	1	0	0	0
32	SW1CCONF	R/W	8'bxx00_xx	SW1CDVS	SPEED[1:0]	SW1CPH	IASE[1:0]	SW1CF	REQ[1:0]	_	SW1CILIM
			00	х	х	0	0	х	х	0	0
	1	1	1	I	I	1	I	1	1	1	I
35	SW2VOLT	R/W	8'b0xxx_xxxx	_				SW2[6:0]			
				0	х	х	х	х	х	x	х
36	SW2STBY	R/W	8'b0xxx_xxxx	_				SW2STBY[6:0			
				0	х	х	х	х	x	х	х
37	SW2OFF	R/W	8'b0xxx xxxx	_				SW2OFF[6:0		0 0 0 PWRONRST R EN	
				0	х	х	х	х	х	x	x

PF4210 AFT DRAFT

NXP Semiconductors

14-channel power management integrated circuit (PMIC) for audio/video applications

				BITS[7:0]									
Add	Register name	R/W	Default	7	6	5	4	3	2	1	0		
38	SW2MODE	R/W	8'b0000_10	_	_	SW2OMODE	_			1ODE[3:0]			
			00	0	0	0	0	1	0	0	0		
39	SW2CONF	R/W	8'bxx01 xx	-	SPEED[1:0]	SW2PH			EQ[1:0]	_	SW2ILIM		
00	077200141	1011	00	x	x	0	1	х	х	0	0		
				^	^	0	'	^	^	U	U		
3C	SW3AVOLT	R/W	8'b0xxx_xxxx	_				SW3A[6:0]					
30	SWIAVOLI	IVVV	0 00000	0	x	x	x	x	х	x	х		
3D	SW3ASTBY	R/W	8'b0xxx_xxxx	_	^	^	*	SW3ASTBY[6:		^	^		
SD	SWSASIBI	FV VV	9 DOXXX_XXXX	0	x	x	V	х	x	v	х		
3E	SW3AOFF	R/W	Olpowa waa	-	X	X	X			X	X		
3E	SWIAOFF	R/W	8'b0xxx_xxxx			u .		SW3AOFF[6:0		T.	u.		
0.5	0110111005	D.0.47	011 0000 40	0	х	X	Х	х	X	X	Х		
3F	SW3AMODE	R/W	8'b0000_10 00	_		SW3AOMODE	7			MODE[3:0]			
				0	0	0	0	1	0	0	0		
40	SW3ACONF	R/W	8'bxx10_xx 00		SPEED[1:0]		ASE[1:0]		REQ[1:0]	_	SW3AILIM		
				Х	х	1	0	Х	х	0	0		
											_		
43	SW3BVOLT	R/W	8'b0xxx_xxxx	-				SW3B[6:0]	1				
				0	X	х	х	x	х	х	Х		
44	SW3BSTBY	R/W	8'b0xxx_xxxx					SW3BSTBY[6:	0]		_		
				0	x	x	х	х	х	Х	Х		
45	SW3BOFF	R/W	8'b0xxx_xxxx	_				SW3BOFF[6:0]	_			
				0	x	x	х	x	х	x	х		
46	SW3BMODE	R/W	8'b0000_10 00	_	-	SW3BOMODE	_		SW3BN	MODE[3:0]	_		
			00	0	0	0	0	1	0	0	0		
47	SW3BCONF	R/W	8'bxx10_xx 00	SW3BDVS	SPEED[1:0]	SW3BPH	ASE[1:0]	SW3BF	REQ[1:0]	_	SW3BILIM		
			00	x	X	1	0	х	х	0	0		
4A	SW4VOLT	SW4VOLT R/W	/W 8'b0xxx_xxxx	-				SW4[6:0]					
			8'b0xxx_xxxx	0	x	х	x	х	х	х	х		
4B	SW4STBY	R/W		-				SW4STBY[6:0]				
				0	х	х	х	х	х	х	х		
4C	SW4OFF	R/W	8'b0xxx_xxxx	-				SW4OFF[6:0]					
				0	х	x	х	х	х	х	х		
4D	SW4MODE	R/W		_	_	SW4OMODE	_		SW4N	IODE[3:0]			
			00	0	0	0	0	1	0	0	0		
4E	SW4CONF	R/W		SW4DVS5	SPEED[1:0]	SW4PH	ASE[1:0]	SW4FF	EQ[1:0]	_	SW4ILIM		
			00	х	х	1	1	х	х	0	0		
	1		1		1	-	1	1	l.	·			
66	SWBSTCTL	R/W	8'b0xx0_10	_	SWBST1ST	TBYMODE[1:0]	_	SWBST1I	MODE[1:0]	SWBST1	VOLT[1:0]		
			XX	0	х	х	0	1	0	х	х		
	· ·		1	1	1	1	1	1	ı	1	1		
6A	VREFDDRCTL	R/W	8'b000x_00	_	_	_	VREFDDREN	_	_	_	_		
			00	0	0	0	х	0	0	0	0		
6B	VSNVSCTL	R/W	8'b0000 0x	_	_	_	_	_		VSNVSVOLT[2:			
			XX	0	0	0	0	0	0	x	x		
6C	VGEN1CTL	R/W	8'b000x_xx xx	_	_	_	_			N1[3:0]			
		17///		0	0	0	0	х	x	х	х		
6D	VGEN2CTL	R/W		_	VGEN2LPW	VGEN2STBY	VGEN2EN	~		N2[3:0]			
30	V 02112012	1077	XX		R	. OLINZOIDI	. OLIVELIA		VGL	[0.0]			
				0	0	0	х	x	х	х	х		
6E	VGEN3CTL	R/W	8'b000x_xx	_	VGEN3LPW	VGEN3STBY	VGEN3EN		VGE	EN3[3:0]			
			xx		R								

PF4210

All information provided in this document is subject to legal disclaimers.

PF4210 AFT DRAFT

NXP Semiconductors

14-channel power management integrated circuit (PMIC) for audio/video applications

				BITS[7:0]								
Add	Register name	R/W	Default	7	6	5	4	3	2	1	0	
				0	0	0	х	x	х	х	х	
6F	VGEN4CTL	R/W	8'b000x_xx xx	_	VGEN4LPW R	VGEN4STBY	VGEN4EN		VGE	:N4[3:0]		
				0	0	0	х	х	х	х	x x x	
70	VGEN5CTL R/V	R/W	N 8'b000x_xx xx	_	VGEN5LPW R	VGEN5STBY	VGEN5EN	VGEN5[3:0]			,	
				0	0	0	х	х	х	x	х	
71	VGEN6CTL	R/W	8'b000x_xx xx	_	VGEN6LPW R	VGEN6STBY	VGEN6EN	VGEN6[3:0]				
				0	0	0	х	x	x	х	х	
7F	Page Register	R/W	00 8'b0000_00	_	_	-	PAGE[4:0]					
				0	0	0	0	0	0	0	0	

Table 135. Extended page 1

Address	Register name	TYPE	Default										
				7	6	5	4	3	2	1	0		
80	OTP FUSE READ EN	R/W	8'b000x_xx x0	-	-	-	_	_	_	_	OTP FUSE READ EN		
	EIN			0	0	0	x	х	х	x	0		
84	OTP LOAD MASK	R/W	8'b0000_00 00	START	RL PWBRTN	FORCE PWRCTL	RL PWRCTL	RL OTP	RL OTP ECC	RL OTP FUSE	RL TRIM FUSE		
				0	0	0	0	0	0	0	0		
8A	OTP ECC SE1	R	8'bxxx0_00	-	-	_	ECC5_SE	ECC4_SE	ECC3_SE	ECC2_SE	ECC1_SE		
			00	x	x	x	0	0	0	0	0		
8B	OTP ECC SE2	R	8'bxxx0_00	-	_	_	ECC10_SE	ECC9_SE	ECC8_SE	ECC7_SE	ECC6_SE		
			00	x	x	x	0	0	0	0	0		
8C	OTP ECC DE1	R	8'bxxx0_00	-	_	_	ECC5_DE	ECC4_DE	ECC3_DE	ECC2_DE	ECC1_DE		
			00	x	х	x	0	0	0	0	0		
8D	OTP ECC DE2	R	8'bxxx0_00 00	_	_	_	ECC10_DE	ECC9_DE	ECC8_DE	ECC7_DE	ECC6_DE		
			00	x	х	x	0	0	0	0	0		
A0	OTP SW1AB R/V		8'b00xx_xxxx	_	_	SW1AB_VOLT[5:0]							
	VOLI			0	0	x	х	х	х	x	х		
A1	OTP SW1AB SEQ	R/W	8'b000x_xx Xx	_				S	W1AB_SEQ[4:	0]	_		
	SEQ			0	0	0	х	х	х	X	х		
A2	OTP SW1AB CONFIG	R/W	8'b0000_xx xx	_	_	_	- SW1_CONFIG[1:0] SW1AB_FREQ				Q[1:0]		
	CONTIG		^^	0	0	0	0	х	х	x	х		
											_		
A8	OTP SW1C VOLT	R/W	8'b00xx_xxxx	_	_			SW1C_VC	DLT[5:0]				
	VOET			0	0	x	x	х	x	x	x		
A9	OTP SW1C SEQ	R/W	8'b000x_xxxx	_					SW1C_SEQ[4:0]			
				0	0	0	х	х	х	x	x		
AA	OTP SW1C CONFIG	R/W	8'b0000_00	_	_	_	_	_	_	SW1C_F	REQ[1:0]		
	CONTIG		xx	0	0	0	0	0	0	х	х		
AC	OTP SW2 VOLT	R/W	8'b0xxx_xxxx	_			S	W2_VOLT[5:0]					
				0	x	х	х	х	х	х	х		
AD	OTP SW2 SEQ	R/W	8'b000x_xxxx	_	_				SW2_SEQ[4:0]				
				0	0	0	x	x	х	x	x		

PF4210

All information provided in this document is subject to legal disclaimers.

NXP Semiconductors

14-channel power management integrated circuit (PMIC) for audio/video applications

PF4210 AFT DRAFT

Address	Register name	TYPE	Default	BITS[7:0]							
				7	6	5	4	3	2	1	0
AE	OTP SW2	R/W	8'b0000_00	_	_	_	_	_	_	SW2 F	REQ[1:0]
	CONFIG		xx	0	0	0	0	0	0	х	х
В0	OTP SW3A	R/W	8'b0xxx_xxxx	_			SV	V3A_VOLT[6:0]			
	VOLT			0	х	х	х	х	х	x	х
B1	OTP SW3A SEQ	R/W	8'b000x_xxxx	_	_				SW3A_SEQ[4:0]	
				0	0	0	х	х	х	х	х
B2	OTP SW3A	R/W	8'b0000_xx	_	_	-	_	SW3_CC	NFIG[1:0]	SW3A_F	REQ[1:0]
	CONFIG		XX	0	0	0	0	х	х	x	х
B4	OTP SW3B	R/W	8'b0xxx_xxxx	_			SV	V3B_VOLT[6:0]			
	VOLT			0	х	x	х	х	х	х	х
B5	OTP SW3B SEQ	R/W	8'b000x_xxxx	_	- \				SW3B_SEQ[4:0]	
				0	0	0	х	х	х	х	х
B6	OTP SW3B	R/W	8'b0000 00	_		_	_	_	_	SW3B C	ONFIG[1:0]
	CONFIG		xx	0	0	0	0	0	0	x	х
B8	OTP SW4 VOLT	R/W	8'b00xx_xxxx				S	W4_VOLT[6:0]			
			_	0	0	x	x	x	х	х	х
B9	OTP SW4 SEQ	R/W	8'b000x_xxxx	_	_	-			SW4_SEQ[4:0]		
				0	0	0	x	х	х	х	х
BA	OTP SW4	R/W	8'b000x_xxxx	4			VTT	_	_		REQ[1:0]
	CONFIG			0	0	0	х	х	х	х	х
ВС	OTP SWBST	R/W	8'b0000_00	_	_	_	_	_	_	SWBST	VOLT[1:0]
	VOLT		XX	0	0	0	0	0	0	х	х
BD	OTP SWBST	R/W	8'b0000_xx	-\\		_		S	SWBST_SEQ[4:	0]	
	SEQ		XX	0	0	0	0	х	х	х	х
									1		
C0	OTP VSNVS	R/W	8'b0000_0x		_	_	_	_	V	SNVS_VOLT[2	:0]
	VOLT		XX	0	0	0	0	0	0	х	х
						1					
C4	OTP VREFDDR	R/W	8'b000x_x0	_	_	_		VF	REFDDR_SEQ[4	l:0]	
	SEQ		XX	0	0	0	х	х	0	х	х
			1	1	1	1	1	1	1	T.	1
C8	OTP VGEN1	R/W	8'b0000_xx	_	_	_	_		VGEN1_	VOLT[3:0]	
	VOLT		XX	0	0	0	0	х	x	х	х
C9	OTP VGEN1	R/W	8'b000x_xxxx	_	_	_	_	_	_	_	_
	SEQ			0	0	0	0	0	0	0	1
CC	OTP VGEN2	R/W	8'b0000_xx	_	_	_	_		VGEN2_	VOLT[3:0]	
	VOLT		XX	0	0	0	0	х	x	х	x
CD	OTP VGEN2	R/W	8'b000x_xxxx	_	_	_		V	/GEN2_SEQ[4:0	0]	
	SEQ			0	0	0	х	х	х	х	х
	1		1	1	1	1	1	1	1	1	1
D0	OTP VGEN3	R/W	8'b0000_xx	_	_	_	_		VGEN3_	VOLT[3:0]	
	VOLT		XX	0	0	0	0	х	х	х	х
								1	1		_
D1	OTP VGEN3	R/W	8'b000x_xxxx	_	_	_		\	/GEN3_SEQ[4:0	0]	
D1	OTP VGEN3 SEQ	R/W	8'b000x_xxxx	0	0	0	x	x	/GEN3_SEQ[4:0)] x	х

DRAFT DRAFT DRAFT

PF4210 AFT DRAFT

NXP Semiconductors

14-channel power management integrated circuit (PMIC) for audio/video applications

Address	Register name	TYPE	Default	BITS[7:0]							
				7	6	5	4	3	2	1	0
D4	OTP VGEN4	R/W	8'b0000_xx	_	_	_	_		VGEN4	VOLT[3:0]	
	VOLT		xx	0	0	0	0	х	x	х	х
D5	OTP VGEN4	R/W	8'b000x_xxxx	_	_	_		V	GEN4_SEQ[4:	0]	
	SEQ		_	0	0	0	х	х	x	х	х
D8	OTP VGEN5	R/W	8'b0000_xx	_	_	_	I-4		VGEN5_	VOLT[3:0]	
	VOLT		XX	0	0	0	0	х	х	х	х
D9	OTP VGEN5	R/W	8'b000x_xxxx	_	_	-		V	GEN5_SEQ[4:	0]	
	SEQ			0	0	0	х	х	х	x	х
DC	OTP VGEN6	R/W	8'b0000_xx	_	_	-			VGEN6_	VOLT[3:0]	
	VOLT		XX	0	0	0	0	х	x	х	х
DD	OTP VGEN6	R/W	8'b000x_xxxx	_	-	-		٧	GEN6_SEQ[4:	0]	
	SEQ			0	0	0	х	х	х	х	х
	-										
E0	OTP PU	R/W	8'b000x_xxxx	-	-	_	PWRON_C	SWDVS_	CLK1[1:0]	SEQ_CLK_	SPEED1[1:0]
	CONFIG1						FG1				
	OTD DU	D.444	011 000	0	0	0	X	X	X	X	X
E1	OTP PU CONFIG2	R/W	8'b000x_xxxx	_			PWRON_C FG2	SWDVS_	CLK2[1:0]	SEQ_CLK_	SPEED2[1:0]
				0	0	0	х	х	х	х	х
E2	OTP PU	R/W	8'b000x_xxxx		- ^		PWRON_C	SWDVS_	CLK3[1:0]	SEQ_CLK_	SPEED3[1:0]
	CONFIG3						FG3				
				0	0	0	Х	х	Х	х	х
E3	OTP PU CONFIG XOR	R	8'b000x_xxxx	_		_	PWRON_CF G_XOR	SWDVS_0	CLK3_XOR	SEQ_CLK_S	SPEED_XOR
[4]				0	0	0	Х	х	х	Х	х
E4 ^[1]	OTP FUSE POR1	R/W	8'b0000_00 x0	TBB_POR	SOFT_FUS E_ POR	_	_	_	_	FUSE_POR1	-
				0	0	0	0	0	0	x	0
E5	OTP FUSE	R/W	8'b0000 00	RSVD	RSVD	_		_	_	FUSE_POR2	_
	POR1		x0	0	0	0	0	0	0	x	0
E6	OTP FUSE	R/W	8'b0000 00	RSVD	RSVD	_	_	_	_	FUSE_POR3	_
	POR1		x0	0	0	0	0	0	0	x	0
E7	OTP FUSE POR	R	8'b0000 00	RSVD	RSVD	_	_	_	_	FUSE POR	-
	XOR		x0							_x _	
						•			•	OR	
Ε0	OTD DWDOD EV	DAMA	0150000 00	0	0	0	0	0	0	X	OTP. DC
E8	OTP PWRGD EN	K/W/M	8'b0000_00 0x	_	_	_	_	_	_	_	OTP_PG_ EN
				0	0	0	0	0	0	х	0
	1	1	1	1	1	I	1	1	1	1	1
F0	OTP EN ECCO	R/W	8'b000x_xxxx	_	_	_	EN_ECC_B	EN_ECC_B	EN_ECC_B	EN_ECC_B	EN_ECC_B
							ANK5	ANK4	ANK3	ANK2	ANK1
				0	0	0	X	X	X	X	x
F1	OTP EN ECC1	R/W	8'b000x_xxxx		_	_	EN_ECC_BA NK10	EN_ECC_B ANK9	EN_ECC_B ANK8	EN_ECC_B ANK7	EN_ECC_B ANK6
				0	0	0	х	х	х	х	x
F4	OTP SPARE2_4	R/W	8'b0000_xx xx	_	_	_	_		RS	SVD	
			^^	0	0	0	0	х	х	х	x
F5	OTP SPARE4_3	R/W	8'b0000_0x xx	_	_	_	_	_		RSVD	
			^^	0	0	0	0	0	х	х	х
F6	OTP SPARE6_2	R/W	8'b0000_00 xx	_	_	_	_	_	_	RS	SVD

PF4210

All information provided in this document is subject to legal disclaimers.

NXP Semiconductors

14-channel power management integrated circuit (PMIC) for audio/video applications

PF4210 AFT DRAFT

Address	Register name	TYPE	Default	BITS[7:0]							
				7	6	5	4	3	2	1	0
F7	OTP SPARE7_1	7_1 R/W	8'b0000_0x	_	_	_	_	_	_	_	RSVD
			xx	0	0	0	0	0	х	х	х
										,	
FE	OTP DONE		R/W 8'b0000_00 0x	_	_	_	_	_	_	_	OTP_DONE
				0	0	0	0	0	0	0	х
FF	OTP I2C ADDR	R/W	R/W 8'b0000_0x xx	_	_	_		I2C_SLV ADDR[3]	120	C_SLV ADDR[2	:0]
				0	0	0	0	1	x	х	х

^[1] In the PF4210 FUSE_POR1, FUSE_POR2, and FUSE_POR3 are XOR'ed into the FUSE_POR_XOR bit. The FUSE_POR_XOR has to be 1 for fuses to be loaded. This can be achieved by setting any one or all of the FUSE_PORx bits. In PF4210, the XOR function is removed. It is required to set all of the FUSE_PORx bits to be able to load the fuses.

Table 136. Extended Page 2

Address	Register name	TYPE	Default	BITS[7:0]							
				7	6	5	4	3	2	1	0
81	SW1AB PWRSTG	R/W	8'b1111_11	RSVD	RSVD	RSVD	RSVD	RSVD	SW	/1AB_PWRSTG	[2:0]
			11	1	1	1	1	1	1	1	1
82	PWRSTG RSVD	R	8'b0000_00				PWRST	GRSVD			
			00	0	0	0	0	0	0	0	0
83	SW1C PWRSTG	R	8'b1111_11 11	RSVD	RSVD	RSVD	RSVD	RSVD	SV	V1C_PWRSTG[2:0]
			11	1	1	1	1	1	1	1	1
84	SW2 PWRSTG	R	8'b1111_11 11	RSVD	RSVD	RSVD	RSVD	RSVD	S	W2_PWRSTG[2	::0]
			Ш	1	1	1	1	1	1	1	1
85	SW3A PWRSTG	R	8'b1111_11 11	RSVD	RSVD	RSVD	RSVD	RSVD	SV	V3A_PWRSTG[2:0]
			11	1	1	1	1	1	1	1	1
86	SW3B PWRSTG	R	8'b1111_11 11	RSVD	RSVD	RSVD	RSVD	RSVD	SV	V3B_PWRSTG[2:0]
			11	1	1	1	1	1	1	1	1
87	SW4 PWRSTG	R	8'b0111_11 11	FSLEXT_T HERM_DIS ABLE	PWRGD_S HDWN_DIS ABLE	RSVD	RSVD	RSVD	SW4_PWRS	「G[2:0]	
				0	0	1	1	1	1	1	1
88	PWRCTRL OTP CTRL	R/W	8'b0000_00 01	_	_	_	_	_	_	PWRGD_EN	OTP_SHDV N_EN
				0	0	0	0	0	0	0	1
8D	I2C WRITE	R/W	8'b0000_00	I2C_WRITE_ADDRESS_TRAP[7:0]							
	ADDRESS TRAP		00	0	0	0	0	0	0	0	0
8E	I2C TRAP PAGE	R/W	8'b0000_00 00	LET_IT_ ROLL	RSVD	RSVD		120	TRAP_PAGE	[4:0]	
				0	0	0	0	0	0	0	0
8F	I2C TRAP CNTR	R/W	8'b0000_00 00			I2C_	WRITE_ADDRE	SS_COUNTER	[7:0]		
			00	0	0	0	0	0	0	0	0
90	IO DRV	R/W	8'b00xx_xxxx	SDA_[DRV[1:0]	SDWNB	_DRV[1:0]	INTB_I	DRV[1:0]	RESETBMO	CU_DRV[1:0]
				0	0	х	х	х	х	х	х
								_			
DO	OTP AUTO ECC0	R/W	8'b0000_00 00	_	-	-	AUTO_ECC _BANK5	AUTO_ECC _BANK4	AUTO_ECC _BANK3	AUTO_ECC _BANK2	AUTO_ECO _BANK1
				0	0	0	0	0	0	0	0
D1	OTP AUTO ECC1	R/W	8'b0000_00 00	_	_	_	AUTO_ECC _BANK10	AUTO_ECC _BANK9	AUTO_ECC _BANK8	AUTO_ECC BANK7	AUTO_ECC _BANK6
				0	0	0	0	0	0	0	0

DRAFT DRAFT DRAFT
PF4210 AFT DRAFT

14-channel power management integrated circuit (PMIC) for audio/video applications

Address	Register name	TYPE	Default	BITS[7:0]							
				7	6	5	4	3	2	1	0
D8 ^[1]	Reserved	_	8'b0000_00 00				RS\	/D			
			00	0	0	0	0	0	0	0	0
D9 ^[1]	Reserved	-	8'b0000_00				RS\				
				0	0	0	0	0	0	0	0
E1	OTP ECC CTRL1	R/W	0150000 00	F004	ECC1 C			ECC1 CIN	TDDIE		
	OTF ECC CIRET	IK/VV	8'b0000_00 00	ECC1_ EN_TBB	ALC_CIN			ECC1_CIN	_166[5.0]		
				0	0	0	0	0	0	0	0
E2	OTP ECC CTRL2	R/W	8'b0000_00	ECC2_ EN TBB	ECC2_C ALC CIN			ECC2_CIN	_TBB[5:0]		
				0	0	0	0	0	0	О	0
E3	OTP ECC CTRL3	R/W	8'b0000_00	ECC3_	ECC3_C			ECC3_CIN	_TBB[5:0]		
			00	EN_TBB	ALC_CIN				N. Y	<u>-</u>	<u>-</u>
E4	OTP ECC CTRL4	R/W	8'b0000 00	0 ECC4	0 ECC4 C	0	0	0 ECC4 CIN	TDD(5:01	0	0
C 4	OTF ECC CTRL4	IK/VV	00	EN_TBB	ALC_CIN			ECC4_CIIV	_166[5.0]		
				0	0	0	0	0	0	0	0
E5	OTP ECC CTRL5	R/W	8'b0000_00 00	ECC5_ EN TBB	ECC5_C ALC_CIN			ECC5_CIN	_TBB[5:0]		
				0	0	0	0	0	0	0	0
E6	OTP ECC CTRL6	R/W	8'b0000_00	ECC6_	ECC6_C			ECC6_CIN	_TBB[5:0]		
			00	EN_TBB	ALC_CIN		10				
E7	OTP ECC CTRL7	R/W	8'b0000 00	0 ECC7 EN	0 ECC7 CAL	0	0	0 ECC7 CIN	0 TDD(5:01	0	0
□ /	OTF ECC CTRE7	IK/VV	00	TBB	C_CIN			ECC1_CIIV	_166[5.0]		
				0	0	0	0	0	0	0	0
E8	OTP ECC CTRL8	R/W	8'b0000_00	ECC8_ EN TBB	ECC8_C ALC CIN			ECC8_CIN	_TBB[5:0]		
				0	0	0	0	0	0	0	0
E9	OTP ECC CTRL9	R/W	8'b0000_00	ECC9_ EN_TBB	ECC9_C ALC_CIN			ECC9_CIN	_TBB[5:0]		
				0	0	0	0	0	0	0	0
EA	OTP ECC CTRL10	R/W	8'b0000_00	ECC10_ EN_TBB	ECC10_C ALC_CIN			ECC10_CIN	I_TBB[5:0]		
				0	0	0	0	0	0	0	0
							1		Ť	Ť	
F1	OTP FUSE CTRL1	R/W	8'b0000_00	_	_	_	_	ANTIFUSE1 _EN	ANTIFUSE1 _LOAD	ANTIFUSE1 _RW	BYPASS1
				0	0	0	0	0	0	0	0
F2	OTP FUSE CTRL2	R/W	8'b0000_00 00	_	_	_	_	ANTIFUSE2 _EN	ANTIFUSE2 _LOAD	ANTIFUSE2 _RW	BYPASS2
				0	0	0	0	0	0	0	0
F3	OTP FUSE CTRL3	R/W	8'b0000_00 00	_	_	_	_	ANTIFUSE3 _EN	ANTIFUSE3 _LOAD	ANTIFUSE3 _RW	BYPASS3
				0	0	0	0	0	0	0	0
F4	OTP FUSE CTRL4	R/W	8'b0000_00	_	_	_	_	ANTIFUSE4 _EN	ANTIFUSE4 _LOAD	ANTIFUSE4 _RW	BYPASS4
				0	0	0	0	0	0	0	0
F5	OTP FUSE CTRL5	R/W	8'b0000_00	_	_	_	_	ANTIFUSE5 _EN	ANTIFUSE5 _LOAD	ANTIFUSE5 _RW	BYPASS5
				0	0	0	0	0	0	0	0
F6	OTP FUSE CTRL6	R/W	8,P0000 ⁰ 00	_	_	_	_	ANTIFUSE6 _EN	ANTIFUSE6 _LOAD	ANTIFUSE6 _RW	BYPASS6
				0	0	0	0	0	0	0	0
F7	OTP FUSE CTRL7	R/W	8'b0000_00	_	_	_	_	ANTIFUSE7 _EN	ANTIFUSE7 _LOAD	ANTIFUSE7 _RW	BYPASS7
				0	0	0	0	0	0	0	0

PF4210 AFT DRAFT

NXP Semiconductors

14-channel power management integrated circuit (PMIC) for audio/video applications

Address	Register name	TYPE	Default	BITS[7:0]					,		
				7	6	5	4	3	2	1	0
F8	OTP FUSE R CTRL8		8'b0000_00	_	_	_	_	ANTIFUSE8 _EN	ANTIFUSE8 _LOAD	ANTIFUSE8 _RW	BYPASS8
				0	0	0	0	0	0	0	0
F9	OTP FUSE R/W CTRL9	R/W	8'b0000_00	_	_	_	_	ANTIFUSE9 _EN	ANTIFUSE9 9_LOAD	ANTIFUSE9 _RW	BYPASS9
				0	0	0	0	0	0	0	0
FA	OTP FUSE CTRL10	SE R/W	R/W 8'b0000_00 00	_	_	_	1	ANTIFUSE1 0_EN	ANTIFUSE1 0_LOAD	ANTIFUSE1 0_RW	BYPASS10
				0	0	0	0	0	0	0	0

^[1] Do not write in reserved registers.

11 Typical applications

11.1 Introduction


<u>Figure 33</u> provides a typical application diagram of the PF4210 PMIC together with its functional components. For details on component references and additional components such as filters, see individual sections.

PF4210 AFT DRAFT

NXP Semiconductors

14-channel power management integrated circuit (PMIC) for audio/video applications

11.1.1 Application diagram



11.1.2 Bill of materials

The following table provides a complete list of the recommended components on a full featured system using the PF4210 device for 0 °C to 85 °C applications. Components are provided with an example part number; equivalent components may be used.

Table 137. Bill of materials 0 °C to 85 °C applications

Value	Qty	Description	Part number	Manufacturer [1]	Component/pin
PMIC					
	1	Power management IC	PF4210	NXP	
Buck, SV	/1AB (0.	300 to 1.875 V), 2.5 A	,		·
1.0 μH	1	$I_{SAT} = 3.4 \text{ A for } 10 \text{ % drop},$ DCR _{MAX} = 49 m Ω	DFE252012R-H-1R0M	TOKO INC.	Output inductor
22 µH	4	10 V X5R 0603	GRM188R61A226ME15	Murata	Output capacitance
4.7 µF	2	10 V X5R 0402	GRM155R61A475MEAA	Murata	Input capacitance
0.1 µF	1	10 V X5R 0201	GRM033R61A104ME84	Murata	Input capacitance

PF4210

All information provided in this document is subject to legal disclaimers.

14-channel power management integrated circuit (PMIC) for audio/video applications

Value	Qty	Description	Part number	Manufacturer [1]	Component/pin
Buck, SW	1C (0.30	00 to 1.875 V), 2.0 A			
1.0 μΗ	1	2.5 x 2 x 1.2 I _{SAT} = 3.0 A for 10 % drop, DCR _{MAX} = 59 mΩ	DFE252012C-1R0M	TOKO INC.	Output inductor
22 µF	3	10 V X5R 0603	GRM188R61A226ME15	Murata	Output capacitance
4.7 μF	1	10 V X5R 0402	GRM155R61A475MEAA	Murata	Input capacitance
0.1 μF	1	10 V X5R 0201	GRM033R61A104ME84	Murata	Input capacitance
Buck, SW	2 (0.400	to 3.300 V), 2.5 A			
1.0 µH	1	$2.5 \times 2 \times 1.2$ $I_{SAT} = 3.0 \text{ A for 10 \% drop,}$ $DCR_{MAX} = 59 \text{ m}\Omega$	DFE252012C-1R0M	TOKO INC.	Output inductor
22 µF	3	10 V X5R 0603	GRM188R61A226ME15	Murata	Output capacitance
4.7 μF	1	10 V X5R 0402	GRM155R61A475MEAA	Murata	Input capacitance
0.1 μF	1	10 V X5R 0201	GRM033R61A104ME84	Murata	Input capacitance
Buck, SW	3AB (0.	400 to 3.300 V), 3.0 A			
1.0 µH	1	2.5 x 2 x 1.2 I _{SAT} = 3.4 A for 10 % drop, DCR _{MAX} = 49 mΩ	DFE252012R-1R0M	TOKO INC.	Output inductor
22 µF	3	10 V X5R 0603	GRM188R61A226ME15	Murata	Output capacitance
4.7 μF	2	10 V X5R 0402	GRM155R61A475MEAA	Murata	Input capacitance
0.1 μF	1	10 V X5R 0201	GRM033R61A104ME84	Murata	Input capacitance
Buck, SW	4 (0.400	to 3.300V), 1.0 A			'
1.0 µH	1	2 x 1.6 x 0.9 I _{SAT} = 2.0 A for 30 % drop, DCR _{MAX} = 80 mΩ	LQM2MPN1R0MGH	Murata	Output inductor
22 µF	3	10 V X5R 0603	GRM188R61A226ME15	Murata	Output capacitance
4.7 μF	2	10 V X5R 0402	GRM155R61A475MEAA	Murata	Input capacitance
0.1 μF	1	10 V X5R 0201	GRM033R61A104ME84	Murata	Input capacitance
BOOST, S	WBST !	5.0 V, 600 mA		1	
2.2 µH	1	2 x 1.6 x 1 I _{SAT} = 2.4 A for 10 % drop	DFE201610E-2R2M	TOKO INC.	Output inductor
22 µF	2	10 V X5R 0603	GRM188R61A226ME15 D	Murata	Output capacitance
10 μF	3	10 V X5R 0402	GRM155R61A106ME11	Murata	Input capacitance
2.2 μF	1	10 V X5R 0201	GRM033R61A225ME47	Murata	Input capacitance
0.1 μF	1	10 V X5R 0201	GRM033R61A104KE84	Murata	Input capacitance
1.0 A	1	DIODE SCH PWR RECT 1.0 A 20 V SMT	MBR120LSFT3G	ON Semiconductor	Schottky diode
LDO, VGE	N1, 2, 3	, 4, 5, 6			
4.7 μF	1	10 V X5R 0402	GRM155R61A475MEAA	Murata	VGEN2, 4 output capacitors
2.2 µF	1	10 V X5R 0201	GRM033R61A225ME47	Murata	VGEN1, 3, 5, 6 output capacitors
1.0 µF	1	10 V X5R 0402	GRM033R61A105ME44	Murata	VGEN1, 2, 3, 4, 5, 6 inpucapacitors

PF4210

All information provided in this document is subject to legal disclaimers.

PF4210 AFT DRAFT

14-channel power management integrated circuit (PMIC) for audio/video applications

Value	Qty	Description	Part number	Manufacturer [1]	Component/pin
Miscellan	eous		,		<u> </u>
1.0 µF	1	10 V X5R 0402	GRM033R61A105ME44	Murata	VCORE, VCOREDIG, VREFDDR, VINREFDDR, VIN capacitors
0.22 µF	1	10 V X5R 0201	GRM033R61A224ME90	Murata	VCOREREF output capacitor
0.47 μF	1	10 V X5R 0201	GRM033R61A474ME90	Murata	VSNVS output capacitor
0.1 μF	1	10 V X5R 0201	GRM033R61A104KE84	Murata	VHALF, VINREFDDR, VDDIO, LICELL capacitors
100 kΩ	2	RES MF 100 k 1/16 W 1 % 0402	RC0402FR-07100KL	Yageo America	Pull-up resistors
4.7 kΩ	2	RES MF 4.70 K 1/20 W 1 % 0201	RC0201FR-074K7L	Yageo America	I ² C pull-up resistors

^[1] NXP does not assume liability, endorse, or warrant components from external manufacturers referenced in circuit drawings or tables. While NXP offers component recommendations in this configuration, it is the customer's responsibility to validate their application.

The following table provides a complete list of the recommended components on a full featured system using the PF4210 device for -40 °C to 105 °C applications. Components are provided with an example part number; equivalent components may be used.

Table 138. Bill of materials -40 °C to 105 °C applications

Value	Qty	Description	Part number	Manufacturer [1]	Component/pin
PMIC					
	1	Power management IC	PF4210	NXP	
Buck, SW	/1AB (0.	300 to 1.875 V), 2.5 A			,
1.0 μΗ	1	2.5 x 2 x 1.2 I _{SAT} = 3.4 A for 10 % drop DCR _{MAX} = 49 mΩ	DFE252012R-H-1R0M	TOKO INC.	Output inductor
22 µH	4	10 V X7T 0805	GRM21BD71A226ME44	Murata	Output capacitance
4.7 µF	2	10 V X7S 0603	GRM188C71A475KE11	Murata	Input capacitance
0.1 μF	1	10 V X7S 0201	GRM033C71A104KE14	Murata	Input capacitance
Buck, SW	V1C (0.30	00 to 1.875 V), 2.0 A	,		,
1.0 µH	1	2 x 1.6 x 1 I _{SAT} = 2.9 A for 10 % drop	DFE201610E-1R0M	TOKO INC.	Output inductor
22 µF	3	10 V X7T 0805	GRM21BD71A226ME44	Murata	Output capacitance
4.7 µF	1	10 V X7S 0603	GRM188C71A475KE11	Murata	Input capacitance
0.1 μF	1	10 V X7S 0201	GRM033C71A104KE14	Murata	Input capacitance
Buck, SW	/1ABC (0.300 to 1.875 V), 4.5 A			,
1.0 μΗ	1	4.2 x 4.2 x 2 I _{SAT} = 5.1 A for 10 % drop, DCR _{MAX} = 29 mΩ	FDSD0420-H-1R0M	TOKO INC.	Output inductor
22 µF	6	10 V X7T 0805	GRM21BD71A226ME44	Murata	Output capacitance
4.7 μF	2	10 V X7S 0603	GRM188C71A475KE11	Murata	Input capacitance
0.1 μF	1	10 V X7S 0201	GRM033C71A104KE14	Murata	Input capacitance
Buck, SW	/ 2 (0.400	to 3.300 V), 2.5 A			
1.0 µH	1	2 x 1.6 x 1 I _{SAT} = 2.9 A for 10 % drop	DFE201610E-1R0M	TOKO INC.	Output inductor

14-channel power management integrated circuit (PMIC) for audio/video applications

Value	Qty	Description	Part number	Manufacturer [1]	Component/pin
22 µF	3	10 V X7T 0805	GRM21BD71A226ME44	Murata	Output capacitance
4.7 µF	1	10 V X7S 0603	GRM188C71A475KE11	Murata	Input capacitance
0.1 μF	1	10 V X7S 0201	GRM033C71A104KE14	Murata	Input capacitance
Buck, SW	3AB (0.	400 to 3.300 V), 3.0 A			
1.0 µH	1	2 x 1.6 x 1 I _{SAT} = 2.9 A for 10 % drop	DFE201610E-1R0M	TOKO INC.	Output inductor
22 µF	3	10 V X7T 0805	GRM21BD71A226ME44	Murata	Output capacitance
4.7 µF	1	10 V X7S 0603	GRM188C71A475KE11	Murata	Input capacitance
0.1 μF	1	10 V X7S 0201	GRM033C71A104KE14	Murata	Input capacitance
Buck, SW	4 (0.400	to 3.300V), 1.0 A			
1.0 µH	1	2 x 1.6 x 1 I _{SAT} = 2.9 A for 30 % drop	DFE201610E-1R0M	Murata	Output inductor
22 µF	3	10 V X7T 0805	GRM21BD71A226ME44	Murata	Output capacitance
4.7 µF	1	10 V X7S 0603	GRM188C71A475KE11	Murata	Input capacitance
0.1 μF	1	10 V X7S 0201	GRM033C71A104KE14	Murata	Input capacitance
BOOST, S	WBST	5.0 V, 600 mA		\	
2.2 μΗ	1	2 x 1.6 x 1 I _{SAT} = 2.4 A for 10 % drop	DFE201610E-2R2M	TOKO INC.	Output inductor
22 µF	2	10 V X7T 0805	GRM21BD71A226ME44	Murata	Output capacitance
10 μF	3	10 V X7T 0603	GRM188D71A106MA73	Murata	Input capacitance
2.2 µF	1	10 V X7S 0402	GRM155C71A225KE11	Murata	Input capacitance
0.1 μF	1	10 V X7S 0201	GRM033C71A104KE14	Murata	Input capacitance
1.0 A	1	DIODE SCH PWR RECT 1.0 A 20 V SMT	MBR120LSFT3G	ON Semiconductor	Schottky diode
LDO, VGE	N1, 2, 3	, 4, 5, 6			
4.7 μF	1	10 V X7S 0603	GRM188C71A475KE11	Murata	VGEN2, 4 output capacitors
2.2 μF	1	10 V X7S 0402	GRM155C71A225KE11	Murata	VGEN1, 3, 5, 6 output capacitors
1.0 µF	1	10 V X7S 0402	GRM155C71A105KE11	Murata	VGEN1, 2, 3, 4, 5, 6 input capacitors
Miscellan	eous				
1.0 µF	1	10 V X7S 0402	GRM155C71A105KE11	Murata	VCORE, VCOREDIG, VREFDDR, VINREFDDR, VIN capacitors
0.22 μF	1	10 V X7R 0402	GRM155R71A224KE01	Murata	VCOREREF output capacitor
0.47 μF	1	10 V X7R 0402	GRM155R71A474KE01	Murata	VSNVS output capacitor
0.1 μF	1	10 V X7S 0201	GRM033C71A104KE14	Murata	VHALF, VINREFDDR,VDDIO, LICELL capacitors
100 kΩ	2	RES MF 100 k 1/16 W 1 % 0402	RC0402FR-07100KL	Yageo America	Pull-up resistors
4.7 kΩ	2	RES MF 4.70 K 1/20 W 1 % 0201	RC0201FR-074K7L	Yageo America	I ² C pull-up resistors

^[1] NXP does not assume liability, endorse, or warrant components from external manufacturers referenced in circuit drawings or tables. While NXP offers component recommendations in this configuration, it is the customer's responsibility to validate their application.

PF4210

All information provided in this document is subject to legal disclaimers.

DRAFT

14-channel power management integrated circuit (PMIC) for audio/video applications

12 PF4210 layout guidelines

12.1 General board recommendations

- It is recommended to use an eight layer board stack-up arranged as follows:
 - High current signal
 - GND
 - Signal
 - Power
 - Power
 - Signal
 - GND
 - High current signal
- Allocate TOP and BOTTOM PCB Layers for POWER ROUTING (high current signals), copper-pour the unused area.
- Use internal layers sandwiched between two GND planes for the SIGNAL routing.

12.2 Component placement

It is desirable to keep all component related to the power stage as close to the PMIC as possible, specially decoupling input and output capacitors.

12.3 General routing requirements

- · Some recommended things to keep in mind for manufacturability:
 - Via in pads require a 4.5 mil minimum annular ring. Pad must be 9.0 mils larger than the hole
 - Maximum copper thickness for lines less than 5.0 mils wide is 0.6 oz copper
 - Minimum allowed spacing between line and hole pad is 3.5 mils
 - Minimum allowed spacing between line and line is 3.0 mils
- Care must be taken with SWxFB pins traces. These signals are susceptible to noise and must be routed far away from power, clock, or high power signals, like the ones on the SWxIN, SWx, SWxLX, SWBSTIN, SWBST, and SWBSTLX pins. They could also be shielded.
- Shield feedback traces of the regulators and keep them as short as possible (trace them on the bottom so the ground and power planes shield these traces).
- Avoid coupling traces between important signal/low noise supplies (like REFCORE, VCORE, VCOREDIG) from any switching node (for example, SW1ALX, SW1BLX, SW1CLX, SW2LX, SW3ALX, SW3BLX, SW4LX, and SWBSTLX).
- Make sure that all components related to a specific block are referenced to the corresponding ground.

12.4 Parallel routing requirements


- I²C signal routing
 - CLK is the fastest signal of the system, so it must be given special care.
 - To avoid contamination of these delicate signals by nearby high power or high frequency signals, it is a good practice to shield them with ground planes placed on

PF4210

All information provided in this document is subject to legal disclaimers.

14-channel power management integrated circuit (PMIC) for audio/video applications


adjacent layers. Make sure the ground plane is uniform throughout the whole signal trace length.



- These signals can be placed on an outer layer of the board to reduce their capacitance with respect to the ground plane.
- Care must be taken with these signals not to contaminate analog signals, as they are high frequency signals. Another good practice is to trace them perpendicularly on different layers, so there is a minimum area of proximity between signals.


12.5 Switching regulator layout recommendations

- Per design, the switching regulators in PF4210 are designed to operate with only one input bulk capacitor. However, it is recommended to add a high frequency filter input capacitor (C_{IN_HF}), to filter out any noise at the regulator input. This capacitor should be in the range of 100 nF and should be placed right next to or under the IC, close to the IC pins.
- Make high-current ripple traces low-inductance (short, high W/L ratio).
- Make high-current traces wide or copper islands.
- Make high-current traces symmetrical for dualphase regulators (SW1, SW3).



PF4210 AFT DRAFT

14-channel power management integrated circuit (PMIC) for audio/video applications



12.6 Thermal information

12.6.1 Rating data

The thermal rating data of the packages has been simulated with the results listed in Table 4.

Junction to Ambient Thermal Resistance Nomenclature: the JEDEC specification reserves the symbol $R_{\theta JA}$ or θJA (Theta-JA) strictly for junction-to-ambient thermal resistance on a 1s test board in natural convection environment. $R_{\theta JMA}$ or θJMA (Theta-JMA) is used for both junction-to-ambient on a 2s2p test board in natural convection and for junction-to-ambient with forced convection on both 1s and 2s2p test boards. It is anticipated that the generic name, Theta-JA, continues to be commonly used.

The JEDEC standards can be consulted at http://www.jedec.org/.

12.6.2 Estimation of junction temperature

An estimation of the chip junction temperature T_J can be obtained from the equation: $T_J = T_A + (R_{\theta JA} \times P_D)$ with:

T_A = Ambient temperature for the package in °C

R_{0,JA} = Junction to ambient thermal resistance in °C/W

P_D = Power dissipation in the package in W

The junction to ambient thermal resistance is an industry standard value that provides a quick and easy estimation of thermal performance. Unfortunately, there are two values in common usage: the value determined on a single layer board $R_{\theta JA}$ and the value obtained on a four layer board $R_{\theta JMA}$. Actual application PCBs show a performance close to the simulated four layer board value although this may be somewhat degraded in case of significant power dissipated by other components placed close to the device.

PF4210

All information provided in this document is subject to legal disclaimers.

14-channel power management integrated circuit (PMIC) for audio/video applications

At a known board temperature, the junction temperature T_J is estimated using the following equation $T_J = T_B + (R_{BJB} \times P_D)$ with

T_B = Board temperature at the package perimeter in °C

R_{0JB} = Junction to board thermal resistance in °C/W

P_D = Power dissipation in the package in W

When the heat loss from the package case to the air can be ignored, acceptable predictions of junction temperature can be made. See <u>Section 10 "Functional block requirements and behaviors"</u> for more details on thermal management.

13 Packaging

Table 139. Package drawing information

Package	Suffix	Package outline drawing number
56 QFN 8x8 mm - 0.5 mm pitch. WF-type (wettable flank)	ES	98ASA00589D


13.1 Packaging dimensions

Package dimensions are provided in package drawings. To find the most current package outline drawing, go to www.nxp.com and perform a keyword search for the drawing's document number. See Section 8.2 "Thermal characteristics" for specific thermal characteristics for each package.

PF4216 AFT DRAFT


NXP Semiconductors

14-channel power management integrated circuit (PMIC) for audio/video applications



PF4210 AFT DRAFT

14-channel power management integrated circuit (PMIC) for audio/video applications



NXP SEMICONDUCTORS N.V. ALL RIGHTS RESERVED	MECHANICAL OUTLINE		PRINT VERSION NOT	TO SCALE
TITLE: QFN, THERMALLY ENHANCED		DOCUME	NT NO: 98ASA00589D	REV: C
8 X 8 X 0.85, 0.5 PITCH,	STANDAF	RD: NON-JEDEC		
,		SOT684-	-18 19	9 APR 2016

PF4210 AFT DRAFT

14-channel power management integrated circuit (PMIC) for audio/video applications



NOTES:

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-2009.
- THIS DIMENSION APPLIES TO METALIZED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30MM FROM TERMINAL TIP.
- A BILATERAL COPLANARITY ZONE APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.
- THIS DIMENSION APPLIES ONLY FOR TERMINALS.

NXP SEMICONDUCTORS N.V. ALL RIGHTS RESERVED	MECHANICAL OU	TLINE	PRINT VERSION NOT	TO SCALE
TITLE: QFN, THERMALLY EN	DOCUMEN	NT NO: 98ASA00589D	REV: C	
8 X 8 X 0.85, 0.5 PITCH,	STANDAF	RD: NON-JEDEC		
		SOT684-	-18 1	9 APR 2016

Figure 36. Package dimensions

PF42110 AFT DRAFT

14-channel power management integrated circuit (PMIC) for audio/video applications

14 Revision history

Table 140. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
PF4210 v.0.7	2017 July	Product preview	_	_

15 Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

DRAFT DRAFT DRAFT

PF4210 AFT DRAFT

NXP Semiconductors

14-channel power management integrated circuit (PMIC) for audio/video applications

16 Legal information

16.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
[short] Data sheet: product_preview	Development	This document contains certain information on a product under development. NXP reserves the right to change or discontinue this product without notice.
{short] Data sheet: advance information	Qualification	This document contains information on a new product. Specifications and information herein are subject to change without notice.
[short] Data sheet: technical data	Production	This document contains the product specification. NXP Semiconductors reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a technical data data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the technical data data sheet.

16.3 Disclaimers

Limited warranty and liability - Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without

limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to

PF4210

All information provided in this document is subject to legal disclaimers.

DRAFT DRAFT DRAFT

PF4210 AFT DRAFT

NXP Semiconductors

14-channel power management integrated circuit (PMIC) for audio/video applications

applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall

use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

NXP — is a trademark of NXP B.V.

PF4210 AFT DRAFT

NXP Semiconductors

14-channel power management integrated circuit (PMIC) for audio/video applications

Tables

Tab. 1.	Orderable part variations	3	Tab. 54.	SW2 register summary	53
Tab. 2.	Pin definitions		Tab. 55.	Register SW2VOLT - ADDR 0x35	
Tab. 3.	Absolute maximum ratings	9	Tab. 56.	Register SW2STBY - ADDR 0x36	53
Tab. 4.	Thermal ratings		Tab. 57.	Register SW2OFF - ADDR 0x37	54
Tab. 5.	Thermal protection thresholds	10	Tab. 58.	Register SW2MODE - ADDR 0x38	54
Tab. 6.	General PMIC static characteristics	10	Tab. 59.	Register SW2CONF - ADDR 0x39	54
Tab. 7.	Current consumption summary	11	Tab. 60.	SW2 external component recommendations	54
Tab. 8.	Startup configuration	15	Tab. 61.	SW2 electrical characteristics	55
Tab. 9.	Default startup sequence timing	17	Tab. 62.	SW3 configuration	57
Tab. 10.	Startup sequence	18	Tab. 63.	SW3A/B output voltage configuration	60
Tab. 11.	Startup sequence clock speed	19	Tab. 64.	SW3AB register summary	62
Tab. 12.	PWRON configuration	19	Tab. 65.	Register SW3AVOLT - ADDR 0x3C	63
Tab. 13.	I2C address configuration		Tab. 66.	Register SW3ASTBY - ADDR 0x3D	63
Tab. 14.	Source of startup sequence	21	Tab. 67.	Register SW3AOFF - ADDR 0x3E	63
Tab. 15.	16 MHz clock specifications		Tab. 68.	Register SW3AMODE - ADDR 0x3F	64
Tab. 16.	Core voltages electrical specifications		Tab. 69.	Register SW3ACONF - ADDR 0x40	64
Tab. 17.	External components for core voltage		Tab. 70.	Register SW3BVOLT - ADDR 0x43	64
Tab. 18.	Register VREFDDCRTL - ADDR 0x6A		Tab. 71.	Register SW3BSTBY - ADDR 0x44	
Tab. 19.	VREFDDR external components		Tab. 72.	Register SW3BOFF - ADDR 0x45	65
Tab. 20.	VREFDDR electrical characteristics		Tab. 73.	Register SW3BMODE - ADDR 0x46	65
Tab. 21.	Standby pin and polarity control	26	Tab. 74.	Register SW3BCONF - ADDR 0x47	
Tab. 22.	STANDBY delay - initiated response		Tab. 75.	SW3A/B external component requirements	
Tab. 23.	Regulator mode control		Tab. 76.	SW3A/B electrical characteristics	
Tab. 24.	State machine flow summary		Tab. 77.	SW4 output voltage configuration	70
Tab. 25.	PWRON hardware debounce bit settings		Tab. 78.	SW4 register summary	
Tab. 26.	Power tree summary		Tab. 79.	Register SW4VOLT - ADDR 0x4A	
Tab. 27.	UVDET threshold		Tab. 80.	Register SW4STBY - ADDR 0x4B	
Tab. 28.	Switching mode description		Tab. 81.	Register SW4OFF - ADDR 0x4C	
Tab. 29.	Regulator mode control		Tab. 82.	Register SW4MODE - ADDR 0x4D	
Tab. 30.	DVS control logic for SW1A/B/C		Tab. 83.	Register SW4CONF - ADDR 0x4E	
Tab. 31.	DVS control logic for SW2, SW3A/B, and		Tab. 84.	SW4 external component requirements	
	SW4	34	Tab. 85.	SW4 electrical characteristics	
Tab. 32.	DVS speed selection for SW1A/B/C	34	Tab. 86.	Register SWBSTCTL - ADDR 0x66	78
Tab. 33.	DVS speed selection for SW2, SW3A/B, and		Tab. 87.	SWBST external component requirements	
	SW4	34	Tab. 88.	SWBST Electrical Specifications	
Tab. 34.	Regulator phase clock selection	35	Tab. 89.	Short-circuit behavior	8′
Tab. 35.	Optimum phasing	35	Tab. 90.	VGEN1, VGEN2 output voltage	
Tab. 36.	Regulator frequency configuration			configuration	81
Tab. 37.	Programmable current configuration		Tab. 91.	VGEN3/4/5/6 output voltage configuration	
Tab. 38.	SW1 configuration		Tab. 92.	LDO control (except VGEN1)	
Tab. 39.	SW1A/B/C output voltage configuration	40	Tab. 93.	Register VGEN1CTL - ADDR 0x6C	82
Tab. 40.	SW1A/B/C register summary		Tab. 94.	Register VGEN2CTL - ADDR 0x6D	83
Tab. 41.	Register SW1ABVOLT - ADDR 0x20		Tab. 95.	Register VGEN3CTL - ADDR 0x6E	83
Tab. 42.	Register SW1ABSTBY – ADDR 0x21	42	Tab. 96.	Register VGEN4CTL - ADDR 0x6F	
Tab. 43.	Register SW1ABOFF – ADDR 0x22		Tab. 97.	Register VGEN5CTL - ADDR 0x70	84
Tab. 44.	Register SW1ABMODE - ADDR 0x23	42	Tab. 98.	Register VGEN6CTL - ADDR 0x71	84
Tab. 45.	Register SW1ABCONF - ADDR 0x24	42	Tab. 99.	LDO external components	84
Tab. 46.	Register SW1CVOLT – ADDR 0x2E	43	Tab. 100.	VGEN1 electrical characteristics	
Tab. 47.	Register SW1CSTBY - ADDR 0x2F	43	Tab. 101.	VGEN2 electrical characteristics	86
Tab. 48.	Register SW1COFF – ADDR 0x30	43	Tab. 102.	VGEN3 electrical characteristics	87
Tab. 49.	Register SW1CMODE – ADDR 0x31			VGEN4 electrical characteristics	
Tab. 50.	Register SW1CCONF – ADDR 0x32		Tab. 104.	VGEN5 electrical characteristics	90
Tab. 51.	SW1A/B/C external component			VGEN6 electrical characteristics	
	recommendations	44		VSNVS modes of operation	
Tab. 52.	SW1A/B/C electrical characteristics			Register VSNVSCTL - ADDR 0x6B	
Tab. 53.	SW2 output voltage configuration	51		VSNVS external components	

PF4210 AFT DRAFT

NXP Semiconductors

14-channel power management integrated circuit (PMIC) for audio/video applications

Tab. 109.	VSNVS electrical characteristics94	Tab. 126.	Register INTSENSE4 - ADDR 0x13	.102
	Coin cell charger voltage95		Register DEVICEID - ADDR 0x00	
	Register COINCTL - ADDR 0x1A96	Tab. 128.	Register SILICON REV- ADDR 0x03	. 103
	Coin cell charger external components 96	Tab. 129.	Register FABID - ADDR 0x04	. 103
Tab. 113.	Coin cell charger specifications96		Register MEMA ADDR 0x1C	
Tab. 114.	Interrupt, mask and sense bits98	Tab. 131.	Register MEMB ADDR 0x1D	. 104
Tab. 115.	Register INTSTAT0 - ADDR 0x0599	Tab. 132.	Register MEMC ADDR 0x1E	. 104
Tab. 116.	Register INTMASK0 - ADDR 0x0699	Tab. 133.	Register MEMD ADDR 0x1F	.104
Tab. 117.	Register INTSENSE0 - ADDR 0x0799	Tab. 134.	Functional page	.105
Tab. 118.	Register INTSTAT1 - ADDR 0x08100	Tab. 135.	Extended page 1	.108
Tab. 119.	Register INTMASK1 - ADDR 0x09100	Tab. 136.	Extended Page 2	. 111
Tab. 120.	Register INTSENSE1 - ADDR 0x0A 101	Tab. 137.	Bill of materials 0 °C to 85 °C applications	. 114
Tab. 121.	Register INTSTAT3 - ADDR 0x0E 101	Tab. 138.	Bill of materials -40 °C to 105 °C	
Tab. 122.	Register INTMASK3 - ADDR 0x0F101		applications	116
Tab. 123.	Register INTSENSE3 - ADDR 0x10102	Tab. 139.	Package drawing information	. 121
Tab. 124.	Register INTSTAT4 - ADDR 0x11102	Tab. 140.	Revision history	.125
Tab. 125.	Register INTMASK4 - ADDR 0x12102			
Figure	es			
Fig. 1.	Simplified application diagram2	Fig. 19.	SW2 efficiency waveforms: vIN = 4.2 V; Vout	
Fig. 2.	Simplified internal block diagram 4		= 3.0 V; industrial version	
Fia. 3.	Pinout diagram5	Fig. 20.	SW3A/B single phase block diagram	

Fig. 1.	Simplified application diagram	2
Fig. 2.	Simplified internal block diagram	4
Fig. 3.	Pinout diagram	
Fig. 4.	Functional block diagram	13
Fig. 5.	Default startup sequence A0	17
Fig. 6.	VREFDDR block diagram	. 23
Fig. 7.	State diagram	25
Fig. 8.	PF4210 typical power map	. 31
Fig. 9.	Voltage stepping with DVS	. 34
Fig. 10.	SW1A/B/C single phase block diagram	38
Fig. 11.	SW1A/B single phase, SW1C independent	
	mode block diagram	39
Fig. 12.	SW1A/B dual phase, SW1C independent	
	mode block diagram	40
Fig. 13.	SW1AB efficiency waveforms: VIN = 4.2 V;	
	VOUT = 1.375 V; consumer version	. 47
Fig. 14.	SW1AB efficiency waveforms: VIN = 4.2 V;	
	VOUT = 1.375 V; industrial version	48
Fig. 15.	SW1C efficiency waveforms: VIN = 4.2 V;	
	VOUT = 1.375 V; consumer version	. 49
Fig. 16.	SW1C efficiency waveforms: VIN = 4.2 V;	
	VOUT = 1.375 V; industrial version	49
Fig. 17.	SW2 block diagram	50
Fig. 18.	SW2 efficiency waveforms: VIN = 4.2 V;	
	VOUT = 3.0 V; consumer version	56

Fig. 19.	SVV2 efficiency waveforms: VIN = 4.2 V; Vout	
	= 3.0 V; industrial version	57
Fig. 20.	SW3A/B single phase block diagram	58
Fig. 21.	SW3A/B dual phase block diagram	59
Fig. 22.	SW3A/B independent output block diagram	60
Fig. 23.	SW3AB efficiency waveforms: VIN = 4.2 V;	
	VOUT = 1.5 V; consumer version	68
Fig. 24.	SW3AB efficiency waveforms: VIN = 4.2 V;	
	VOUT = 1.5 V; industrial version	
Fig. 25.	SW4 block diagram	70
Fig. 26.	SW4 efficiency waveforms: VIN = 4.2 V;	
	VOUT = 1.8 V; consumer version	76
Fig. 27.	SW4 efficiency waveforms: VIN = 4.2 V;	
	VOUT = 1.8 V; industrial version	
Fig. 28.	Boost regulator architecture	
Fig. 29.	General LDO block diagram	
Fig. 30.	Transient waveforms	80
Fig. 31.	VSNVS supply switch architecture	
Fig. 32.	I2C sequence	
Fig. 33.	Typical application schematic	
Fig. 34.	Generic buck regulator architecture	
Fig. 35.	Layout example for buck regulators	120
Fig 36	Package dimensions	122

PF4210 AFT DRAFT

14-channel power management integrated circuit (PMIC) for audio/video applications

Contents

NXP Semiconductors

1	General description		10.4.4	Buck regulators	3
2	Features and benefits	1	10.4.4.1		31
3	Simplified application diagram	2	10.4.4.2		
4	Applications		10.4.4.3	3 SW1A/B/C	36
5	Orderable parts		10.4.4.4	SW2	50
6	Internal block diagram		10.4.4.5	5 SW3A/B	57
7	Pinning information		10.4.4.6	5 SW4	69
7.1	Pinning		10.4.5	Boost regulator	
7.2	Pin definitions		10.4.5.1		
8	General product characteristics		10.4.5.2		
8.1	Absolute maximum ratings		10.4.5.3		
8.2	Thermal characteristics		10.4.6	LDO regulators description	
8.3	Power dissipation	10	10.4.6.1		
8.4	Electrical characteristics		10.4.6.2		
8.4.1	General specifications		10.4.6.3		
8.4.2	Current consumption		10.4.6.4	-	
9	Detailed description		10.4.6.5		
9.1	Features		10.4.6.6		
9.2	Functional block diagram		10.4.6.7		
9.3	Functional description		10.5	Control interface I2C block description	
9.3.1	Power generation		10.5.1	I2C device ID	
9.3.2	Control logic		10.5.2	I2C operation	
9.3.2.1	Interface signals		10.5.3	Interrupt handling	
10	Functional block requirements and		10.5.4	Interrupt bit summary	
	behaviors	15	10.6	Specific registers	
10.1	Startup	15	10.6.1	IC and version identification	
10.1.1	Device startup configuration		10.6.2	Embedded memory	. 104
10.1.2	One time programmability (OTP)	18	10.7	Register bitmap	. 104
10.1.2.1	Startup sequence and timing	18	10.7.1	Register map	. 105
10.1.2.2	PWRON pin configuration	19	11	Typical applications	113
10.1.2.3	B I2C address configuration	19	11.1	Introduction	. 113
10.1.2.4			11.1.1	Application diagram	
10.1.3	OTP prototyping	20	11.1.2	Bill of materials	. 114
10.1.4	Reading OTP fuses		12	PF4210 layout guidelines	
10.1.5	Programming OTP fuses		12.1	General board recommendations	
10.2	16 MHz and 32 kHz clocks		12.2	Component placement	
10.2.1	Clock adjustment		12.3	General routing requirements	
10.3	Bias and references block description		12.4	Parallel routing requirements	
10.3.1	Internal core voltage references		12.5	Switching regulator layout recommendations	
10.3.1.1			12.6	Thermal information	
10.3.2	VREFDDR voltage reference		12.6.1	Rating data	. 120
10.3.2.1	G G		12.6.2	Estimation of junction temperature	. 120
10.4	Power generation			Packaging	
10.4.1	Modes of operation		13.1	Packaging dimensions	
10.4.1.1				Revision history	
10.4.1.2				Contact information	
10.4.1.3	•		16	Legal information	. 126
10.4.1.4	•				
10.4.1.5					
10.4.2	State machine flow summary				
10.4.2.1					
10.4.2.2					
10.4.3	Power tree	29			

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.