

# BSP Documentation

NXP MCIMX7-SABRE board



# Contents

- 1 BSP Overview 1**
  - 1.1 MCIMX7-SABRE board . . . . . 1
  
- 2 How to start 3**
  - 2.1 How to import BSP into Momentics IDE . . . . . 3
  - 2.2 How to create bootable SD card . . . . . 3
    - 2.2.1 How to use Windows (7) to prepare and partition a bootable SD card . . . . . 4
    - 2.2.2 How to use Linux Ubuntu to prepare and partition a bootable SD card . . . . . 7
  - 2.3 How to configure the board switches . . . . . 9
  - 2.4 Start QNX on MCIMX7-SABRE board . . . . . 9
  
- 3 Release Notes 13**
  - 3.1 Installation . . . . . 13
  - 3.2 Uninstallation . . . . . 13
  - 3.3 BSP Structure & Content . . . . . 13
  - 3.4 BSP Change History . . . . . 14
  - 3.5 Known Limitations . . . . . 15
  
- 4 Ethernet driver for io-pkt (devnp-fec-imx.so) 17**
  - 4.1 Detailed Description . . . . . 18
  - 4.2 Function Documentation . . . . . 19
  
- 5 Watchdog refresh utility (wdtkick) 35**
  - 5.1 Detailed Description . . . . . 35
  - 5.2 Function Documentation . . . . . 36

---

<b>6 SAI - Synchronous Audio Interface driver (deva-ctrl-mx-sai_wm8960.so)</b>	<b>37</b>
6.1 Detailed Description . . . . .	38
6.2 Typedef Documentation . . . . .	40
6.3 Enumeration Type Documentation . . . . .	41
6.4 Function Documentation . . . . .	41
6.5 WM8960 codec driver . . . . .	49
6.5.1 Detailed Description . . . . .	49
6.5.2 Macro Definition Documentation . . . . .	50
6.5.3 Typedef Documentation . . . . .	50
6.5.4 Function Documentation . . . . .	50
<b>7 ETFS low level driver (fs-etfs-imx-micron)</b>	<b>53</b>
7.1 Detailed Description . . . . .	53
7.2 Function Documentation . . . . .	54
7.3 Chip interface . . . . .	57
7.3.1 Detailed Description . . . . .	60
7.3.2 Macro Definition Documentation . . . . .	61
7.3.3 Typedef Documentation . . . . .	61
7.3.4 Function Documentation . . . . .	62
7.3.5 DMA . . . . .	68
7.3.5.1 Detailed Description . . . . .	68
7.3.5.2 Function Documentation . . . . .	68
7.3.6 ECC . . . . .	70
7.3.6.1 Detailed Description . . . . .	70
7.3.6.2 Function Documentation . . . . .	70
7.3.7 PIO . . . . .	72
7.3.7.1 Detailed Description . . . . .	72
7.3.7.2 Function Documentation . . . . .	72

---

---

<b>8</b>	<b>FFS3 low level driver (devf-qspi-imx)</b>	<b>73</b>
8.1	Detailed Description . . . . .	74
8.2	Function Documentation . . . . .	75
8.3	Flash Controller . . . . .	80
8.3.1	Detailed Description . . . . .	82
8.3.2	Macro Definition Documentation . . . . .	82
8.3.3	Function Documentation . . . . .	82
8.4	Commands . . . . .	87
8.4.1	Detailed Description . . . . .	88
8.4.2	Function Documentation . . . . .	88
<b>9</b>	<b>I2C - Inter-Integrated Circuit driver (i2c-imx)</b>	<b>93</b>
9.1	Detailed Description . . . . .	94
9.2	Typedef Documentation . . . . .	94
9.3	Function Documentation . . . . .	94
<b>10</b>	<b>SD/eMMC driver (devb-sdmmc-imx)</b>	<b>105</b>
10.1	Detailed Description . . . . .	105
10.2	Board specific interface . . . . .	106
10.2.1	Detailed Description . . . . .	106
10.2.2	Typedef Documentation . . . . .	106
10.2.3	Function Documentation . . . . .	106
10.3	Host controller interface . . . . .	108
10.3.1	Detailed Description . . . . .	108
10.3.2	Typedef Documentation . . . . .	108
10.3.3	Function Documentation . . . . .	108
<b>11</b>	<b>QNX startup program (startup-imx-sabre)</b>	<b>111</b>
<b>12</b>	<b>IPL - Initial Program Loader (ipl-imx-sabre)</b>	<b>113</b>

---

<b>13 RTC - Real Time Clock</b>	<b>115</b>
13.1 Detailed Description . . . . .	115
13.2 Function Documentation . . . . .	116
<b>14 CAN - Controller Area Network driver (dev-can-imx)</b>	<b>121</b>
14.1 Detailed Description . . . . .	121
14.2 Function Documentation . . . . .	122
<b>15 Serial Asynchronous driver (devc-serial-imx)</b>	<b>127</b>
15.1 Detailed Description . . . . .	127
15.2 Function Documentation . . . . .	128
<b>16 SDMA library (libdma-sdma-imx7x)</b>	<b>131</b>
16.1 Detailed Description . . . . .	132
16.2 Typedef Documentation . . . . .	132
16.3 Function Documentation . . . . .	133
<b>17 USB controller device mode mass storage mode DLL (devu-usbmass-imx-ci.so)</b>	<b>145</b>
17.1 Detailed Description . . . . .	145
17.2 Function Documentation . . . . .	146
<b>18 USB controller host mode DLL (devu-ehci-mx28.so)</b>	<b>149</b>
<b>19 Data Structure Documentation</b>	<b>151</b>
19.1 <code>_apbh_dma_gpmi1_t</code> Struct Reference . . . . .	151
19.1.1 Detailed Description . . . . .	151
19.2 <code>_apbh_dma_gpmi3_t</code> Struct Reference . . . . .	151
19.2.1 Detailed Description . . . . .	151
19.3 <code>_apbh_dma_gpmi5_t</code> Struct Reference . . . . .	152
19.3.1 Detailed Description . . . . .	152
19.4 <code>_apbh_dma_t</code> Struct Reference . . . . .	152
19.4.1 Detailed Description . . . . .	152
19.5 <code>_chipio_t</code> Struct Reference . . . . .	152
19.5.1 Detailed Description . . . . .	152

---

19.5.2	Field Documentation	153
19.5.2.1	v_data_fs_buf	153
19.5.2.2	v_data_page_buf	153
19.6	_dma_blk_erase_t Struct Reference	153
19.6.1	Detailed Description	153
19.7	_dma_programEcc_t Struct Reference	153
19.7.1	Detailed Description	153
19.8	_dma_programRaw_t Struct Reference	154
19.8.1	Detailed Description	154
19.9	_dma_read_id_device_t Struct Reference	154
19.9.1	Detailed Description	154
19.10	_dma_readEcc_device_t Struct Reference	154
19.10.1	Detailed Description	154
19.11	_dma_readRaw_device_t Struct Reference	155
19.11.1	Detailed Description	155
19.12	_dma_reset_device_t Struct Reference	155
19.12.1	Detailed Description	155
19.13	_imx_dev Struct Reference	155
19.13.1	Detailed Description	156
19.13.2	Field Documentation	156
19.13.2.1	i2c_freq_val	156
19.13.2.2	iid	156
19.13.2.3	input_clk	156
19.13.2.4	intr	156
19.13.2.5	intrevent	156
19.13.2.6	own_addr	156
19.13.2.7	physbase	157
19.13.2.8	regbase	157
19.13.2.9	reglen	157
19.13.2.10	restart	157

19.13.2.1	slave_addr	157
19.13.2.2	slave_addr_fmt	157
19.13.2.3	speed	157
19.14	_imx_ext Struct Reference	158
19.14.1	Detailed Description	158
19.14.2	Field Documentation	158
19.14.2.1	bw	158
19.14.2.2	cd_base	158
19.14.2.3	cd_iid	158
19.14.2.4	cd_irq	159
19.14.2.5	cd_pbase	159
19.14.2.6	cd_pin	159
19.14.2.7	emmc	159
19.14.2.8	nocd	159
19.14.2.9	rs_pbase	159
19.14.2.10	rs_pin	159
19.14.2.11	vdd1_8	160
19.14.2.12	wp_base	160
19.14.2.13	wp_pbase	160
19.14.2.14	wp_pin	160
19.15	_imx_qspi_t Struct Reference	160
19.15.1	Detailed Description	160
19.16	_imx_sdhcx_adma32_t Struct Reference	161
19.16.1	Detailed Description	161
19.17	_imx_usdhcx_hc Struct Reference	161
19.17.1	Detailed Description	161
19.17.2	Field Documentation	161
19.17.2.1	sdma_iid	161
19.18	_NAND_dma_read_status_device_t Struct Reference	162
19.18.1	Detailed Description	162



---

19.19_spare_t Struct Reference	162
19.19.1 Detailed Description	162
19.19.2 Field Documentation	162
19.19.2.1 align0	162
19.19.2.2 align1	163
19.19.2.3 align2	163
19.19.2.4 cluster	163
19.19.2.5 erasesig	163
19.19.2.6 fid	163
19.19.2.7 nclusters	163
19.19.2.8 sequence	163
19.19.2.9 status	164
19.19.2.10status2	164
19.20imx_card Struct Reference	164
19.20.1 Detailed Description	164
19.20.2 Field Documentation	164
19.20.2.1 i2c_dev	164
19.20.2.2 lock	165
19.20.2.3 mixer	165
19.20.2.4 mixeropts	165
19.20.2.5 pcm	165
19.20.2.6 sai	165
19.20.2.7 sdmafuncs	165
19.20.2.8 strm	165
19.20.2.9 sys_clk	166
19.21imx_qspi_lutx_t Union Reference	166
19.21.1 Detailed Description	166
19.22imx_sai_data Struct Reference	166
19.22.1 Detailed Description	166
19.22.2 Field Documentation	167

---

19.22.2.1 base	167
19.22.2.2 cfg	167
19.22.2.3 reg	167
19.22.2.4 xfer_sync_mode	167
19.23imx_sai_xfer_config Struct Reference	167
19.23.1 Detailed Description	168
19.23.2 Field Documentation	168
19.23.2.1 bit_delay	168
19.23.2.2 clk_pol	168
19.23.2.3 mode	168
19.23.2.4 msel	168
19.23.2.5 nslots	168
19.23.2.6 protocol	168
19.23.2.7 sample_rate	169
19.23.2.8 sample_rate_max	169
19.23.2.9 sample_rate_min	169
19.23.2.10sample_size	169
19.23.2.11sync_len	169
19.23.2.12sync_pol	169
19.23.2.13voices	169
19.24imx_stream Struct Reference	170
19.24.1 Detailed Description	170
19.24.2 Field Documentation	170
19.24.2.1 dma	170
19.24.2.2 pcm	170
19.24.2.3 status	170
19.25imx_stream_dma Struct Reference	170
19.25.1 Detailed Description	171
19.25.2 Field Documentation	171
19.25.2.1 buf	171

---

19.25.2.2 chn . . . . .	171
19.25.2.3 chnl_type . . . . .	171
19.25.2.4 event . . . . .	171
19.25.2.5 event_num . . . . .	171
19.25.2.6 pulse . . . . .	172
19.26imx_stream_pcm Struct Reference . . . . .	172
19.26.1 Detailed Description . . . . .	172
19.26.2 Field Documentation . . . . .	172
19.26.2.1 caps . . . . .	172
19.26.2.2 config . . . . .	172
19.26.2.3 funcs . . . . .	173
19.26.2.4 subchn . . . . .	173
19.27microcode_info_t Struct Reference . . . . .	173
19.27.1 Detailed Description . . . . .	173
19.27.2 Field Documentation . . . . .	173
19.27.2.1 addr . . . . .	173
19.27.2.2 p . . . . .	173
19.27.2.3 size . . . . .	174
19.28my_pulse_struct Struct Reference . . . . .	174
19.28.1 Detailed Description . . . . .	174
19.29sdma_bd_cmd_and_status_s Struct Reference . . . . .	174
19.29.1 Detailed Description . . . . .	174
19.29.2 Field Documentation . . . . .	174
19.29.2.1 C . . . . .	174
19.29.2.2 COMMAND . . . . .	175
19.29.2.3 D . . . . .	175
19.29.2.4 E . . . . .	175
19.29.2.5 I . . . . .	175
19.29.2.6 L . . . . .	175
19.29.2.7 R . . . . .	175

19.29.2.8 Reserved_22 . . . . .	176
19.29.2.9 W . . . . .	176
19.30sdma_bd_t Struct Reference . . . . .	176
19.30.1 Detailed Description . . . . .	176
19.30.2 Field Documentation . . . . .	176
19.30.2.1 buf_paddr . . . . .	176
19.30.2.2 ext_buf_paddr . . . . .	177
19.31sdma_ccb_t Struct Reference . . . . .	177
19.31.1 Detailed Description . . . . .	177
19.32sdma_ch_ctx_t Struct Reference . . . . .	177
19.32.1 Detailed Description . . . . .	177
19.32.2 Field Documentation . . . . .	178
19.32.2.1 dma_xfer_regs . . . . .	178
19.32.2.2 g_reg . . . . .	178
19.32.2.3 pc . . . . .	178
19.32.2.4 scratch . . . . .	178
19.32.2.5 spc . . . . .	178
19.33sdma_scriptinfo_t Struct Reference . . . . .	178
19.33.1 Detailed Description . . . . .	179
19.33.2 Field Documentation . . . . .	179
19.33.2.1 ram_microcode_info . . . . .	179
19.33.2.2 script_addr_arr . . . . .	179
19.34sdma_shmem_t Struct Reference . . . . .	179
19.34.1 Detailed Description . . . . .	179
19.34.2 Field Documentation . . . . .	179
19.34.2.1 ccb_arr . . . . .	179
19.34.2.2 paddr64 . . . . .	180
19.35wm8960_context Struct Reference . . . . .	180
19.35.1 Detailed Description . . . . .	180
19.35.2 Field Documentation . . . . .	180

19.35.2.1	adc_mute	180
19.35.2.2	adc_volume	181
19.35.2.3	dac_mute	181
19.35.2.4	dac_volume	181
19.35.2.5	hp_mute	181
19.35.2.6	hp_volume	181
19.35.2.7	i2c_fd	181
19.35.2.8	i2c_num	181
19.35.2.9	mclk	182
19.35.2.10	regs	182
19.35.2.11	sample_rate	182
19.35.2.12	sample_size	182
19.35.2.13	spk_mute	182
19.35.2.14	spk_volume	182
19.35.2.15	use_dac_lrck	182
<b>20</b>	<b>File Documentation</b>	<b>183</b>
20.1	src/hardware/can/imx/canimx.c File Reference	183
20.2	src/hardware/can/imx/canimx.h File Reference	184
20.3	src/hardware/can/imx/driver.c File Reference	184
20.4	src/hardware/can/imx/mdriver.c File Reference	184
20.5	src/hardware/can/public/hw/imx_can.h File Reference	185
20.6	src/hardware/deva/ctrl/mx/imx_sai_dll.c File Reference	185
20.6.1	Detailed Description	186
20.7	src/hardware/deva/ctrl/mx/imx_sai_dll.h File Reference	186
20.7.1	Detailed Description	186
20.8	src/hardware/deva/ctrl/mx/nto/arm/dll.le.v7.sai_wm8960/variant.h File Reference	187
20.8.1	Detailed Description	187
20.9	src/hardware/flash/boards/qspi-imx/arm/le.v7/variant.h File Reference	187
20.10	src/hardware/deva/ctrl/mx/nto/arm/dll.le.v7.sai_wm8960/wm8960.c File Reference	188
20.10.1	Detailed Description	188

20.11src/hardware/deva/ctrl/mx/nto/arm/dll.le.v7.sai_wm8960/wm8960.h File Reference . . . . .	188
20.11.1 Detailed Description . . . . .	189
20.12src/hardware/deva/ctrl/mx/proto.h File Reference . . . . .	189
20.12.1 Detailed Description . . . . .	189
20.13src/hardware/i2c/imx/proto.h File Reference . . . . .	189
20.13.1 Detailed Description . . . . .	190
20.14src/hardware/can/imx/proto.h File Reference . . . . .	190
20.15src/hardware/devc/serial/imx/proto.h File Reference . . . . .	190
20.16src/hardware/deva/ctrl/mx/pulse.c File Reference . . . . .	191
20.16.1 Detailed Description . . . . .	191
20.17src/hardware/devc/serial/imx/pulse.c File Reference . . . . .	191
20.18src/hardware/devb/sdmmc/arm/imx.le.v7/bs.c File Reference . . . . .	191
20.18.1 Detailed Description . . . . .	192
20.19src/hardware/devb/sdmmc/arm/imx.le.v7/bs.h File Reference . . . . .	192
20.19.1 Detailed Description . . . . .	192
20.20src/hardware/devb/sdmmc/sdiodi/hc/imx_hc.c File Reference . . . . .	192
20.20.1 Detailed Description . . . . .	193
20.21src/hardware/devb/sdmmc/sdiodi/hc/imx_hc.h File Reference . . . . .	193
20.21.1 Detailed Description . . . . .	193
20.22src/hardware/devc/serial/imx/externs.c File Reference . . . . .	193
20.23src/hardware/devc/serial/imx/externs.h File Reference . . . . .	194
20.24src/hardware/devc/serial/imx/intr.c File Reference . . . . .	194
20.25src/hardware/devc/serial/imx/tedit.c File Reference . . . . .	194
20.26src/hardware/devc/serial/imx/tto.c File Reference . . . . .	194
20.27src/hardware/devnp/imx/bsd_media.c File Reference . . . . .	195
20.28src/hardware/devnp/imx/detect.c File Reference . . . . .	195
20.29src/hardware/devnp/imx/devctl.c File Reference . . . . .	195
20.30src/hardware/devnp/imx/event.c File Reference . . . . .	196
20.31src/hardware/devnp/imx/fec_imx.c File Reference . . . . .	196
20.32src/hardware/devnp/imx/fec_imx.h File Reference . . . . .	196

---

20.33src/hardware/devnp/imx/mii.c File Reference . . . . .	198
20.34src/hardware/devnp/imx/multicast.c File Reference . . . . .	198
20.35src/hardware/devnp/imx/ptp.c File Reference . . . . .	199
20.36src/hardware/devnp/imx/receive.c File Reference . . . . .	199
20.37src/hardware/devnp/imx/stats.c File Reference . . . . .	199
20.38src/hardware/devnp/imx/transmit.c File Reference . . . . .	200
20.39src/hardware/etfs/nand4096/imx-micron/apbh_dma.c File Reference . . . . .	200
20.40src/hardware/etfs/nand4096/imx-micron/apbh_dma.h File Reference . . . . .	201
20.41src/hardware/etfs/nand4096/imx-micron/bch_ecc.c File Reference . . . . .	201
20.42src/hardware/etfs/nand4096/imx-micron/bch_ecc.h File Reference . . . . .	202
20.43src/hardware/etfs/nand4096/imx-micron/chipio.c File Reference . . . . .	202
20.44src/hardware/etfs/nand4096/imx-micron/chipio.h File Reference . . . . .	203
20.45src/hardware/etfs/nand4096/imx-micron/devio.c File Reference . . . . .	205
20.46src/hardware/etfs/nand4096/imx-micron/devio.h File Reference . . . . .	206
20.46.1 Macro Definition Documentation . . . . .	206
20.46.1.1 ETFS_META_SIZE_PER_SUBBLOCK . . . . .	206
20.46.2 Typedef Documentation . . . . .	207
20.46.2.1 spare_t . . . . .	207
20.47src/hardware/etfs/nand4096/imx-micron/dma_descriptor.h File Reference . . . . .	207
20.48src/hardware/etfs/nand4096/imx-micron/gpmi_pio.c File Reference . . . . .	208
20.49src/hardware/etfs/nand4096/imx-micron/gpmi_pio.h File Reference . . . . .	208
20.50src/hardware/flash/boards/qspi-imx/f3s_qspi.h File Reference . . . . .	208
20.51src/hardware/flash/boards/qspi-imx/f3s_qspi_close.c File Reference . . . . .	209
20.52src/hardware/flash/boards/qspi-imx/f3s_qspi_erase.c File Reference . . . . .	209
20.53src/hardware/flash/boards/qspi-imx/f3s_qspi_ident.c File Reference . . . . .	209
20.54src/hardware/flash/boards/qspi-imx/f3s_qspi_main.c File Reference . . . . .	210
20.55src/hardware/flash/boards/qspi-imx/f3s_qspi_open.c File Reference . . . . .	210
20.56src/hardware/flash/boards/qspi-imx/f3s_qspi_page.c File Reference . . . . .	210
20.57src/hardware/flash/boards/qspi-imx/f3s_qspi_read.c File Reference . . . . .	210
20.58src/hardware/flash/boards/qspi-imx/f3s_qspi_reset.c File Reference . . . . .	211

20.59	src/hardware/flash/boards/qspi-imx/f3s_qspi_status.c File Reference	211
20.60	src/hardware/flash/boards/qspi-imx/f3s_qspi_sync.c File Reference	211
20.61	src/hardware/flash/boards/qspi-imx/f3s_qspi_write.c File Reference	212
20.62	src/hardware/flash/boards/qspi-imx/imx_fc_qspi.c File Reference	212
20.63	src/hardware/flash/boards/qspi-imx/imx_fc_qspi.h File Reference	213
20.63.1	Typedef Documentation	214
20.63.1.1	imx_qspi_t	214
20.64	src/hardware/flash/boards/qspi-imx/qspi_cmds.c File Reference	215
20.65	src/hardware/flash/boards/qspi-imx/qspi_cmds.h File Reference	215
20.66	src/hardware/i2c/imx/bus_speed.c File Reference	216
20.66.1	Detailed Description	217
20.67	src/hardware/i2c/imx/common.c File Reference	217
20.67.1	Detailed Description	217
20.68	src/hardware/i2c/imx/fini.c File Reference	217
20.68.1	Detailed Description	217
20.69	src/hardware/i2c/imx/info.c File Reference	217
20.69.1	Detailed Description	218
20.70	src/hardware/i2c/imx/init.c File Reference	218
20.70.1	Detailed Description	218
20.71	src/hardware/devc/serial/imx/init.c File Reference	218
20.72	src/lib/dma/sdma/init.c File Reference	218
20.73	src/hardware/i2c/imx/lib.c File Reference	219
20.73.1	Detailed Description	219
20.74	src/hardware/i2c/imx/options.c File Reference	219
20.74.1	Detailed Description	219
20.75	src/hardware/devc/serial/imx/options.c File Reference	219
20.76	src/hardware/i2c/imx/recv.c File Reference	220
20.76.1	Detailed Description	220
20.77	src/hardware/i2c/imx/send.c File Reference	220
20.77.1	Detailed Description	220



20.78src/hardware/i2c/imx/slave_addr.c File Reference . . . . .	220
20.78.1 Detailed Description . . . . .	220
20.79src/hardware/i2c/imx/version.c File Reference . . . . .	221
20.79.1 Detailed Description . . . . .	221
20.80src/hardware/i2c/imx/wait.c File Reference . . . . .	221
20.80.1 Detailed Description . . . . .	221
20.81src/hardware/support/wdtkick/main.c File Reference . . . . .	221
20.82src/hardware/devc/serial/imx/main.c File Reference . . . . .	222
20.83src/lib/dma/sdma/api.c File Reference . . . . .	222
20.84src/lib/dma/sdma/cmd.c File Reference . . . . .	222
20.85src/lib/dma/sdma/imx/microcode.h File Reference . . . . .	223
20.86src/lib/dma/sdma/imx/script.c File Reference . . . . .	223
20.87src/lib/dma/sdma/irq.c File Reference . . . . .	223
20.88src/lib/dma/sdma/sdma.h File Reference . . . . .	224
20.89src/lib/dma/sdma/sync.c File Reference . . . . .	225
20.90src/utis/r/rtc/nto/arm/clk_mx7src.c File Reference . . . . .	225
20.90.1 Detailed Description . . . . .	225
20.91src/utis/r/rtc/nto/clk_net.c File Reference . . . . .	226
20.91.1 Detailed Description . . . . .	226
20.92src/utis/r/rtc/nto/support.c File Reference . . . . .	226
20.92.1 Detailed Description . . . . .	226
20.93src/utis/r/rtc/qnxrtc.c File Reference . . . . .	226
20.93.1 Detailed Description . . . . .	227
20.94src/utis/r/rtc/rtc.h File Reference . . . . .	227
20.94.1 Detailed Description . . . . .	227
<b>Index</b>	<b>229</b>



# Chapter 1

## BSP Overview

### 1.1 MCIMX7-SABRE board

Provided BSP relates to MCIMX7-SABRE board, rev. C





## Chapter 2

# How to start

### 2.1 How to import BSP into Momentics IDE

Before working with a BSP in the IDE, you must first import it. When you import the BSP source, the IDE creates a System Builder project.

To import the BSP source code:

1. Select **File** in QNX Momentics IDE menu and click on **Import**.
2. In opened **Import** window expand the QNX folder.
3. Select **QNX Source Package and BSP (archive)** from the list and click on **Next** button.
4. In the **Select the archive file** dialog click on **Browse...** button and then choose the BSP archive using the file browser.
5. Click on **Next** button.
6. In the **Package selected to import** dialog choose the BSP you want. You'll see a description of it.
7. Click on **Next** button.
8. Click Finish. All the projects will be created and the source brought from the archive.

### 2.2 How to create bootable SD card

You can use any or several different methods to prepare QNX bootable SD card.

The U-Boot utility offers many different ways to boot an image from the SD slot.

## 2.2.1 How to use Windows (7) to prepare and partition a bootable SD card

1. Build the BSP to produce the IPL and IFS images in the **/images** directory.
2. Convert IPL into BINARY format.

Run DOS command line (press Windows key + R, type **cmd** and press ENTER):

```
1 Microsoft Windows [Version 6.1.7601]
2 Copyright (c) 2009 Microsoft Corporation. All rights reserved.
3
4 c:\>_
```

Set QNX environment variables by **qnx660-env.bat** batch. This batch is stored in qnx660 installation path, by default in **c:/qnx660/** place.

```
1 Microsoft Windows [Version 6.1.7601]
2 Copyright (c) 2009 Microsoft Corporation. All rights reserved.
3
4 c:\>c:\qnx660\qnx660-env.bat
5
6 c:\>REM This script is sets environment variables requires to use this version
7 of QNX Software Development Platform 6.6
8
9 c:\>REM from the command line.
10
11 ...
12
13 c:\>_
```

Change directory path into **bsp-nxp-mx7d-sabre-sdp660** (for example: **c:/QNX\_Momentics/bsp-nxp-mx7d-sabre-sdp660/**) and run the **ntoarmv7-objcopy** utility with correspond parameters:

```
1 c:\>cd c:\QNX_Momentics\bsp-nxp-mx7d-sabre-sdp660\
2
3 c:\QNX_Momentics\bsp-nxp-mx7d-sabre-sdp660\>ntoarmv7-objcopy
4 --input-format=elf32-littlearm --output-format=binary
5 install/armle-v7/boot/sys/ipl-imx-sabre images/ipl-imx-sabre.bin
6
7 c:\QNX_Momentics\bsp-nxp-mx7d-sabre-sdp660\>_
```

The images directory should now have a file called **ipl-imx-sabre.bin**.

3. Insert the SD card into the reader. If inserted SD card contains one FAT16 or FAT32 partition, skip 4. - 9. steps and continue by step 10.
4. Start **diskpart** utility in command line:

```
1 c:\>diskpart
2
3 Microsoft DiskPart version 6.1.7601
4 Copyright (C) 1999-2008 Microsoft Corporation.
5 On computer: ...
6
7 DISKPART>_
```

5. Select disk (SD card) to partition:

```
1 c:\>list disk
2
3 DISKPART> list disk
4
5 Disk ###  Status              Size       Free       Dyn  Gpt
6 -----  -
7 Disk 0    Online                465 GB     1024 KB
8 Disk 1    Online                7580 MB    4407 MB
9
10 DISKPART>_
```

In list above, **Disk 1** is a SD card (according disk size).

```
1 DISKPART> select disk 1
2
3 Disk 1 is now the selected disk.
4
5 DISKPART>_
```

#### 6. Delete disk (SD card) partition(s):

```
1 DISKPART> list part
2
3 Partition ###  Type              Size          Offset
4 -----  -
5 Partition 1    Primary          512 MB        1024 KB
6 Partition 0    Primary          612 MB         513 MB
7 Partition 0    Primary          2048 MB       1125 MB
8
9 DISKPART>_
```

Delete all available partitions...

```
1 DISKPART> select part 1
2
3 Partition 1 is now the selected partition.
4
5 DISKPART> delete part
6
7 DiskPart successfully deleted the selected partition.
8
9 DISKPART> select part 1
10
11 Partition 1 is now the selected partition.
12
13 DISKPART> delete part
14
15 DiskPart successfully deleted the selected partition.
16
17 DISKPART> select part 1
18
19 Partition 1 is now the selected partition.
20
21 DISKPART> delete part
22
23 DiskPart successfully deleted the selected partition.
24
25 DISKPART>_
```

#### 7. Create primary partition:

```

1 DISKPART> create part pri
2
3 DiskPart succeeded in creating the specified partition.
4
5 DISKPART>_

```

#### 8. Exit from diskpart utility:

```

1 DISKPART> exit
2
3 Leaving DiskPart...
4
5 c:\>_

```

#### 9. Format SD card to FAT32 file system:

Type **format G: /FS:FAT32 /Q** to command line.

Used parameters:

- **G:** - SD card driver letter. **Make sure you select the correct disk!** Wrong selected driver letter cause data lost.
- **/FS:FAT32** - Specifies the type of the file system.
- **/Q** - Performs a quick format.

```

1 c:\>format G: /FS:FAT32 /Q
2
3 Insert new disk for drive G:
4 and press ENTER when ready...

```

Press ENTER...

```

1 The type of the file system is NTFS.
2 The new file system is FAT32.
3 QuickFormatting 7579M
4 Initializing the File Allocation Table (FAT)...

```

Enter volume label (e.g. QNX).

```

1 Volume label (11 characters, ENTER for none)? QNX

```

Press ENTER...

```

1 Format complete.
2       7.4 GB total disk space.
3       7.4 GB are available.
4
5       4,096 bytes in each allocation unit.
6       1,936,127 allocation units available on disk.
7
8       32 bits in each FAT entry.
9
10      Volume Serial Number is D00F-4F25
11
12 c:\>_

```

#### 10. Copy the IPL to the SD card:

For copying IPL/u-boot to the booting SD card is possible to use **cfimager** utility. cfimager utility can be downloaded [here](#).

```

1 c:\>cfimager -raw -offset 0x400 -skip 0x400 -f ipl-imx-sabre.bin -d G
2
3 c:\>_

```



Used parameters:

- **-raw** - Write Image to physical location.
- **-offset 0x400** - Physical location offset.
- **-skip 0x400** - Skip how many byte of firmware image.
- **-f u-boot.bin** - Input firmware file, IPL/u-boot binary file.
- **-d G** - Card reader drive letter without colon (e.g driver letter G).

11. Copy the QNX-IFS image to the SD card:

```
1 c:\QNX_Workspace\bsp-nxp-mx7d-sabre-sdp660\Images\>copy qnx-ifs G:\
2     1 file(s) copied
3
4 c:\>_
```

12. Remove the SD card from the card reader and insert SD card onto the selected boot slot on target board.

## 2.2.2 How to use Linux Ubuntu to prepare and partition a bootable SD card

1. Build the BSP to produce the IPL and IFS images in the **/images** directory.
2. Run the **mkflashimage** script from the **/images** directory. The images directory should now have a file called **ipl-imx-sabre.bin**.
3. Insert the SD card into the reader.
4. From the terminal, run the following command, once with the SD card out of the reader:

```
1 $ mount
2 . . .
```

Note the mounted devices listed. Now insert the card and run the same command a second time.

```
1 $ mount
2 . . .
3 /dev/sda1
```

When the command is run with the card inserted, an additional device should appear (in this case **sda1**). This additional device is the target device. For the remainder of these instructions, we will use **sda1** the device used. Please substitute your own device, which you got by running mountpoint

5. If inserted SD card contains one FAT16 or FAT32 partition, skip 6. - 13. steps and please continue by step 14.  
Log on with administrator privileges, then run the following commands, substituting your device for sda1.
6. Build a new DOS disk label:

```
1 $ sudo fdisk /dev/sda
2
3 Command (m for help): u
4 Changing display/entry units to cylinders (DEPPRECATED!)
5
6 Command (m for help): o
7
8 Building a new DOS disklabel with disk identifier 0xcdd1b702.
9 Changes will remain in memory only, until you decide to write them.
```

```

10 After that, of course, the previous content won't be recoverable.
11
12 Warning: invalid flag 0x0000 of partition table 4 will be corrected by write.
13 WARNING: cylinders as display units are deprecated. Use command
14   'u' to change units to sectors.
15
16 Command (m for help): d
17   Selected partition 1

```

**7. Remove the existing partitions. Keep entering the d command until no partitions are left:**

```

1 Command (m for help): d
2 No partition is defined yet!

```

**8. Create a new partition:**

```

1 Command (m for help): n
2 Partition type:
3 p - primary (0 primary, 0 extended, 4 free)
4 e - extended

```

**9. Set the partition as the primary partition:**

```

1 Select (default p): p
2
3 Partition number (1-4, default 1): 1
4
5 First cylinder (1-240, default 1): 1
6
7 Last cylinder, (100-240, default 240): <ENTER>
8
9 Using default value 240

```

**10. Set the active partition:**

```

1 Command (m for help): a
2 Partition number (1-4): 1

```

**11. Set the partition type:**

```

1 Command (m for help): t
2 Selected partition 1
3
4 Hex code (type L to list codes): c
5 Changed system type of partition 1 to c (W95 FAT32 (LBA))

```

**12. Write the changes:**

```

1 Command (m for help): w
2
3 The partition table has been altered!
4
5 Calling ioctl() to re-read partition table.
6 Syncing disks.

```

**13. Format the SD card:**

```

1 $ sudo mkfs.vfat /dev/sd1
2 mkfs.msdos 3.0.12 (29 Oct 2011)

```

- Copy the IPL to the SD card:

```

1 $ sudo dd if=ipl-imx-sabre.bin of=/dev/sda bs=512 seek=2
2 skip=2
3 37+1 records in
4 37+1 records out
5 19268 bytes (19 KB) copied, 0.0178466s, 1.1 MB/s
6
7 $ sync

```

The SD card should appear in the list of mounted devices. If it does not appear, remove and re-insert it.

- Copy the QNX IFS to the SD card by copying to the local mount point. Run mount again to find out your mount point:

```


1 $ mount
2 . . .
3 /dev/sda1 on /media/074B-DAC7
4 $ cp QNX-IFS /media/074B-DAC7
5
6 $ sync

```

- Remove the SD card from the card reader and insert SD card onto the selected boot slot on target board.

## 2.3 How to configure the board switches

The NXP MCIMX7-SABRE board DIP switches should be set as shown below to select the desired functionality.



## 2.4 Start QNX on MCIMX7-SABRE board

- Insert SD card with IPL and QNX-IFS image onto the selected boot slot on target board.
- Connect a USB cable between the board's DEBUG UART (J11) and the USB port of your host machine (e.g. /dev/ttyS\* on Linux, COM1 on Windows, etc).  
On your host machine, start your favourite terminal (e.g. TeraTerm, Putty, ...) program with these settings:
  - Baudrate: 115200
  - Data: 8 bits
  - Parity: None
  - Flow control: None
- Connect external 5VDC power supply onto J1 connector on MCIMX7-SABRE board.
- Power up the board by **SW1 PWR ON** switch.  
You should see output from IPL on your terminal console, similar to the following:

```

1 Welcome to QNX Neutrino Initial Program Loader for NXP i.MX7D Sabre (ARM Cortex-A7)
2 Command:
3 Press 'D' for serial download, using the 'sendnto' utility
4 Press 'M' for SDMMC download, IFS filename MUST be 'QNX-IFS'.

```

For QNX booting from SD1 BOOT card press 'M' letter.

```
1 SDMMC download...
2 load image done.
3 Found image           @ 0x88000008
4 Jumping to startup    @ 0x80805588
5
6 SCU_CONFIG = 00000002, 2 cpus
7 Enabling Dcache and MMU
8 CPU0: L1 Icache: 1024x32
9 CPU0: L1 Dcache: 512x64 WB
10 CPU0: L2 Dcache: 8192x64 WB
11 CPU0: VFP-d32 FPSID=41023075
12 CPU0: NEON MVFR0=10110222 MVFR1=11111111
13 CPU0: 410fc075: Cortex A7 rev 5 996MHz
14
15 Set recommended MCU voltages:
16     PMIC: SW1A = 1075 mV
17     PMIC: SW1B = 1000 mV
18
19 Detected i.MX7 Dual, revision TO1.1
20 Detected board revision: C
21
22 PLL_ARM      : 996MHz
23 PLL_SYS      : 480MHz
24 PLL_ENET     : 1000MHz
25 PLL_USB      : 480MHz
26 PLL_AUDIO    : 689MHz
27 PLL_VIDEO    : 24MHz
28 PLL_DRAM     : 792MHz
29 Cortex-A7    : 996000kHz
30 Cortex-M4    : 240000kHz
31 AHB clock    : 135000kHz
32 IPG clock    : 67500kHz
33 AXI clock    : 332308kHz
34 DDR clock    : 198000kHz
35 PLL_SYS PFD0 clock : 392728kHz
36 PLL_SYS PFD1 clock : 332308kHz
37 PLL_SYS PFD2 clock : 270000kHz
38 PLL_SYS PFD3 clock : 576000kHz
39 PLL_SYS PFD4 clock : 480000kHz
40 PLL_SYS PFD5 clock : 480000kHz
41 PLL_SYS PFD6 clock : 480000kHz
42 PLL_SYS PFD7 clock : 480000kHz
43 UART1 clock  : 80000kHz
44 GPT1 clock   : 24000kHz
45 ECSPI1 clock : 60000kHz
46 EIM clock    : 120000kHz
47 NAND clock   : 480000kHz
48 QSPI clock   : 240000kHz
49 USDHC1 clock : 196364kHz
50 USDHC2 clock : 196364kHz
51 USDHC3 clock : 392728kHz
52
53 decompressing...done
54 CPU1: L1 Icache: 1024x32
55 CPU1: L1 Dcache: 512x64 WB
56 CPU1: L2 Dcache: 8192x64 WB
57 CPU1: VFP-d32 FPSID=41023075
58 CPU1: NEON MVFR0=10110222 MVFR1=11111111
59 CPU1: 410fc075: Cortex A7 rev 5 996MHz
60 alloc_syspage_memory: syspage size:00001ab8 _syspage_ptr:80017000
61 callout_io_map: mapping paddr:31001000 returns:fc40e000
62 callout_io_map: mapping paddr:31002000 returns:fc40f000
```

```
63 callout_io_map: mapping paddr:30200000 returns:fc411000
64 callout_io_map: mapping paddr:30210000 returns:fc412000
65 callout_io_map: mapping paddr:30220000 returns:fc413000
66 callout_io_map: mapping paddr:30230000 returns:fc414000
67 callout_io_map: mapping paddr:30240000 returns:fc415000
68 callout_io_map: mapping paddr:30250000 returns:fc416000
69 callout_io_map: mapping paddr:30260000 returns:fc417000
70 callout_io_map: mapping paddr:31001000 returns:fc418000
71 callout_io_map: mapping paddr:30280000 returns:fc419000
72 callout_io_map: mapping paddr:302d0000 returns:fc429000
73 callout_io_map: mapping paddr:30860000 returns:fc42a000
74 callout_io_map: mapping paddr:30860000 returns:fc43a000
75 callout_io_map: mapping paddr:30860000 returns:fc44a000
76 cpu_startnext: cpu1 -> fc409844
77
78 System page at phys:80017000 user:fc408000 kern:fc408000
79 Starting next program at vfe05ee3c
80 cpu_startnext: cpu0 -> fe05ee3c
81 Welcome to QNX Neutrino 6.6.0 on the i.mx7 Sabre (ARM Cortex-A7)
82 Starting Watchdog driver...
83 Starting Serial driver (/dev/ser1)...
84 Starting I2C1,2,3,4 driver (/dev/i2c1,2,3,4)...
85 Starting SD1 memory card driver (/dev/sdx)...
86 Starting Ethernet driver (/dev/socket)...
87 Starting USB OTG1 USB OTG2 controllers in the host mode (/dev/io-usb/*)...
88 Starting CAN driver (/dev/can1/*)...
89 Starting RTC utility ...
90 setting env variables.
91 Launching devb-umass...
92
93 #
```



## Chapter 3

# Release Notes

This is a release note for QNX6.6.0 BSP for MCIMX7-SABRE board (rev. C)

BSP information	
Board	NXP MCIMX7-SABRE board, rev. C
BSP file	bsp-nxp-mx7d-sabre-qnx660-byymmdd.zip
Software Development Platform	QNX SDP 6.6.0
BSP Version	v1.0
Release Date	Jun, 2016
Producer	NXP Semiconductors

### 3.1 Installation

Please refer to the BSP Setup Manual for specific instructions on using this BSP with the specified target device.

### 3.2 Uninstallation

In order to uninstall the BSP, please just do a simple thing is delete bsp-nxp-mx7d-sabre-qnx660-byymmdd.zip file and extracted bsp-nxp-mx7d-sabre-qnx660-byymmdd folder from your system.

If using QNX IDE, delete the project by doing mouse right click on BSP project and selecting 'delete' option. When prompted select "Delete project contents on disk".

### 3.3 BSP Structure & Content

This BSP is based on BSP\_freescale\_imx6x-sabreARD\_br-660 and BSP\_freescale-imx6SoloX-sabre-sdb\_br-660 BSPs and contains following drivers:

- IPL/Startup
- Audio driver

- SD/eMMC driver
- Debug serial driver
- DMA library
- I2C driver
- CAN driver
- Network driver
- USB driver
- Flash driver
- Nand driver
- Watchdog utility
- RTC driver

### BSP Directory structure:

```

<bsp-nxp-mx7d-sabre-qnx660-byymmdd>
+-- <images>           : where the resultant boot images are places
+-- <install>          : gets populated at the beginning of the BSP
                        : build process
+-- <prebuilt>         : contains the binaries, system binaries,
                        : buidfiles, libraries, and header files that
                        : are shipped with the BSP
+-- <src>              : stored the whole source files of BSP
|  +-- <hardware>      : BSP source files
|  |  +-- <can>        : stores CAN driver source files
|  |  +-- <deva>       : stores Audio driver source files
|  |  +-- <devb>       : stores SD card and eMMC driver source files
|  |  +-- <devc>       : stores Serial driver source files
|  |  +-- <devnp>      : stores Network driver source files
|  |  +-- <devu>       : stores USB2.0 driver source files
|  |  |  +-- <dc>      : stores USB device driver source files
|  |  +-- <etfs>       : stores NAND driver source files
|  |  +-- <flash>      : stores QSPI flash driver source files
|  |  +-- <i2c>        : stores I2C driver source files
|  |  +-- <ipl>        : stores IPL source files
|  |  +-- <startup>    : stores Startup source files
|  |  +-- <support>    :
|  |  |  +-- <wdtkick> : stores watch dog timer utility source files
|  |  +-- Makefile     : compiling makefile
|  +-- <lib>           : drivers libraries and includes
|  |  +-- <dma>        : stores dma library source code
|  +-- <utils>         : test programs
|  |  +-- <r>          : stores RTC driver source files
|  +-- Makefile       : compiling makefile
+-- Makefile          : compiling make file
+-- source.xml        : some information about BSP, CPU name

```

## 3.4 BSP Change History

CREATED : 06.02.2016

MODIFIED : 06.02.2016

**HISTORY:** 06.02.2016 : v1.0

- Initial version established



## 3.5 Known Limitations

1. Flash driver (devf-qspi-imx) does not support Rx DMA transfer.
2. Nand driver (fs-efs-imx-micron) supports only MT29F8G08xxxxx memory.
3. CAN driver (dev-can-mx7) doesn't support an external clock select.
4. SPI master driver is not supported yet.



## Chapter 4

# Ethernet driver for io-pkt (devnp-fec-imx.so)

This part describes an Ethernet driver.

## Functions

- void `bsd_mii_mediastatus` (struct ifnet \*ifp, struct ifmediareq \*ifmr)
- int `bsd_mii_mediachange` (struct ifnet \*ifp)
- void `bsd_mii_initmedia` (imx\_fec\_dev\_t \*imx\_fec)
- void `dump_mbuf` (struct mbuf \*m, uint32\_t length)
- void \* `imx_rx_thread` (void \*arg)
- void `imx_rx_thread_quiesce` (void \*arg, int die)
- void `DumpMAC` (imx\_fec\_dev\_t \*imx\_fec)
- void `DumpPhy` (imx\_fec\_dev\_t \*imx\_fec)
- void `imx_speeduplex` (imx\_fec\_dev\_t \*imx\_fec)
- int `imx_detect` (void \*dll\_hdl, struct \_iopkt\_self \*iopkt, char \*options)
- int `imx_ioctl` (struct ifnet \*ifp, unsigned long cmd, caddr\_t data)
- int `imx_process_queue` (void \*arg, struct nw\_work\_thread \*wtp)
- int `imx_enable_queue` (void \*arg)
- const struct sigevent \* `imx_isr` (void \*arg, int iid)
- int `imx_enable_interrupt` (void \*arg)
- int `imx_process_interrupt` (void \*arg, struct nw\_work\_thread \*wtp)
- void `imx_set_multicast` (imx\_fec\_dev\_t \*)
- void `imx_start` (struct ifnet \*)
- void `imx_transmit_complete` (imx\_fec\_dev\_t \*, uint8\_t)
- int `imx_set_tx_bw` (imx\_fec\_dev\_t \*imx\_fec, struct ifdrv \*ifd)
- int `imx_output` (struct ifnet \*, struct mbuf \*, struct sockaddr \*, struct rentry \*)
- int `imx_receive` (imx\_fec\_dev\_t \*, struct nw\_work\_thread \*, uint8\_t)
- void `imx_MDI_MonitorPhy` (void \*)
- void `imx_init_phy` (imx\_fec\_dev\_t \*)
- int `imx_get_phy_addr` (imx\_fec\_dev\_t \*)
- int `imx_setup_phy` (imx\_fec\_dev\_t \*imx\_fec)
- void `imx_sabreauto_rework` (imx\_fec\_dev\_t \*imx\_fec)
- uint16\_t `imx_mii_read` (void \*handle, uint8\_t phy\_add, uint8\_t reg\_add)
- void `imx_mii_write` (void \*handle, uint8\_t phy\_add, uint8\_t reg\_add, uint16\_t data)
- void `imx_mii_callback` (void \*handle, uchar\_t phy, uchar\_t newstate)
- void `imx_bcm54220_phy_init` (imx\_fec\_dev\_t \*imx\_fec)
- void `imx_update_stats` (imx\_fec\_dev\_t \*)

- void `imx_clear_stats` (`imx_fec_dev_t *`)
- int `imx_ptp_start` (`imx_fec_dev_t *`)
- void `imx_ptp_stop` (`imx_fec_dev_t *`)
- int `imx_ptp_is_eventmsg` (`struct mbuf *, ptpv2hdr_t **`)
- void `imx_ptp_add_rx_timestamp` (`imx_fec_dev_t *, ptpv2hdr_t *, mpc_bd_t *`)
- void `imx_ptp_add_tx_timestamp` (`imx_fec_dev_t *, ptpv2hdr_t *, mpc_bd_t *`)
- int `imx_ptp_get_rx_timestamp` (`imx_fec_dev_t *, ptp_extts_t *`)
- int `imx_ptp_get_tx_timestamp` (`imx_fec_dev_t *, ptp_extts_t *`)
- int `imx_ptp_ioctl` (`imx_fec_dev_t *, struct ifdrv *`)
- void `imx_ptp_get_cnt` (`imx_fec_dev_t *, ptp_time_t *`)
- void `imx_ptp_set_cnt` (`imx_fec_dev_t *, ptp_time_t`)
- void `imx_ptp_set_compensation` (`imx_fec_dev_t *, ptp_comp_t`)
- void `imx_ptp_cal` (`imx_fec_dev_t *imx_fec`)
- int `imx_tx` (`imx_fec_dev_t *imx_fec, struct mbuf *m, uint8_t queue`)

## 4.1 Detailed Description

This part describes an Ethernet driver. Start of Ethernet driver is performed during QNX boot sequence via following commands in build file (name of the Ethernet driver is passed like a parameter into io-pkt networking stack):

```
io-pkt-v4 -d fec-imx
waitfor /dev/socket
```

After execution of both commands all available Ethernet controllers will be attached and hooked up to io-pkt networking stack and socket device will be created.

Next step is IP addresses assignment. This can be performed via `ifconfig` command.

```
ifconfig fec0 xxx.xxx.xxx.xxx
ifconfig fec1 xxx.xxx.xxx.xxx
```

Or IP addresses can be assigned automatically with use of DHCP. In that case you have to run DHCP client utility for every Ethernet interface you want to use. IP address assignment via DHCP can take a while.

```
dhcp.client -i fec0
dhcp.client -i fec1
```

After execution of this commands related Ethernet interfaces will be enabled and marks as UP in log of `ifconfig` utility. Output of `ifconfig` command should look like this(in this example interface fec0 in not connected to network):

```
# ifconfig
lo0: flags=8049<UP,LOOPBACK,RUNNING,MULTICAST> mtu 33192
    inet 127.0.0.1 netmask 0xff000000
fec0: flags=8843<UP,BROADCAST,RUNNING,SIMPLEX,MULTICAST> mtu 1500
    address: 00:04:9f:04:01:cc
    media: Ethernet none
    inet 0.0.0.0 netmask 0xff000000 broadcast 255.255.255.255
fec1: flags=8843<UP,BROADCAST,RUNNING,SIMPLEX,MULTICAST> mtu 1500
    address: 00:04:9f:04:01:bb
    media: Ethernet autoselect (1000baseT full-duplex)
    status: active
    inet 10.171.65.125 netmask 0xfffff00 broadcast 10.171.65.255
#
```

More detailed information about Ethernet interfaces can be displayed using `nicinfor` utility.

Functionality of the Ethernet interface is possible to briefly check using `ping` utility.

By default Ethernet driver is executed with no input parameters. For possible parameters please see `src/hardware/devnp/imx/devnp-fec-imx.use` file.

## 4.2 Function Documentation

### 4.2.0.0.1 void `bsd_mii_initmedia` ( `imx_fec_dev_t * imx_fec` )

This function is called from `imx_attach()` in [detect.c](#) to hook up to the bsd media structure. Not entirely unlike kissing a porcupine, we must do so carefully, because we do not want to use the bsd mii management structure, because this driver uses the `io-net2 lib/drvr mii` code.

#### Parameters

<code>imx_fec</code>	Pointer to a structure containing data of the ENET device.
----------------------	--

Definition at line 281 of file `bsd_media.c`.

### 4.2.0.0.2 int `bsd_mii_mediatechange` ( `struct ifnet * ifp` )

This is a callback, made by the bsd media code. We passed a pointer to this function during the `ifmedia_init()` call in [bsd\\_mii\\_initmedia\(\)](#). This function is called when someone makes an `ioctl` into us, we call into the generic `ifmedia` source, and it make this callback to actually force the speed and duplex, just as if the user had set the `cmd` line options.

#### Parameters

<code>ifp</code>	Pointer to a structure containing data shared between Ethernet driver and io-pkt stack.
------------------	---

#### Returns

Function returns always 1.

Definition at line 164 of file `bsd_media.c`.

### 4.2.0.0.3 void `bsd_mii_mediastatus` ( `struct ifnet * ifp`, `struct ifmediareq * ifmr` )

This is a callback, made by the bsd media code. We passed a pointer to this function during the `ifmedia_init()` call in [bsd\\_mii\\_initmedia\(\)](#).

#### Parameters

<code>ifp</code>	Pointer to a structure containing data shared between Ethernet driver and io-pkt stack.
<code>ifmr</code>	Input parameter.

Definition at line 43 of file `bsd_media.c`.

### 4.2.0.0.4 void `dump_mbuf` ( `struct mbuf * m`, `uint32_t length` )

Function prints out Tx/Rx packet buffers.

**Parameters**

<i>m</i>	Pointer to packet buffer.
<i>length</i>	Length of the buffer.

Definition at line 71 of file detect.c.

**4.2.0.0.5 void DumpMAC ( imx\_fec\_dev\_t \* imx\_fec )**

Function prints out actual configuration of ENET registers.

**Parameters**

<i>imx_fec</i>	Pointer to a structure containing data of the ENET device.
----------------	--

Definition at line 1084 of file detect.c.

**4.2.0.0.6 void DumpPhy ( imx\_fec\_dev\_t \* imx\_fec )**

Function prints out actual configuration of PHY chip registers.

**Parameters**

<i>imx_fec</i>	Pointer to a structure containing data of the ENET device.
----------------	--

Definition at line 1123 of file detect.c.

**4.2.0.0.7 void imx\_bcm54220\_phy\_init ( imx\_fec\_dev\_t \* imx\_fec )**

Specific initialization of Broadcom BCM54220 PHY used on iMX7D board.

**Parameters**

<i>imx_fec</i>	Pointer to a structure containing data of the ENET device.
----------------	--

Definition at line 455 of file mii.c.

**4.2.0.0.8 void imx\_clear\_stats ( imx\_fec\_dev\_t \* imx\_fec )**

Clear statistics. Called from [imx\\_init\(\)](#).

**Parameters**

<i>imx_fec</i>	Pointer to structure containing data of the ENET device.
----------------	--

Definition at line 122 of file stats.c.

**4.2.0.0.9 int imx\_detect ( void \* *dll\_hdl*, struct \_iopkt\_self \* *iopkt*, char \* *options* )**

Function performs attaching of all available Ethernet controllers.

**Parameters**

<i>dll_hdl</i>	An opaque pointer that identifies the shared module within io-pkt.
<i>iopkt</i>	A structure used by the stack to reference its own internals.
<i>options</i>	The options string passed by the user.

**Returns**

Execution status

**Return values**

0	Success, OK.
-1	On error, Could not attach any Ethernet controller.

Definition at line 1384 of file detect.c.

**4.2.0.0.10 int imx\_enable\_interrupt ( void \* *arg* )**

Function enables all Tx interrupts.

**Parameters**

<i>arg</i>	Pointer to a structure containing data of the ENET device.
------------	--

**Returns**

Execution status.

**Return values**

1	Success.
---	----------

Definition at line 184 of file event.c.

**4.2.0.0.11 int imx\_enable\_queue ( void \* *arg* )**

Pseudo interrupt for Rx queue.

**Parameters**

<i>arg</i>	Pointer to a structure containing data of the ENET device.
------------	--

**Returns**

Execution status.

**Return values**

1	Success.
---	----------

Definition at line 68 of file event.c.

**4.2.0.0.12 int imx\_get\_phy\_addr ( imx\_fec\_dev\_t \* imx\_fec )**

Function finds out ID of connected PHY device.

**Parameters**

<i>imx_fec</i>	Pointer to a structure containing data of the ENET device.
----------------	--

**Returns**

ID of connected PHY.

**Return values**

-1	If no PHY found.
----	------------------

Definition at line 315 of file mii.c.

**4.2.0.0.13 void imx\_init\_phy ( imx\_fec\_dev\_t \* imx\_fec )**

Final initialization common for Atheros, Kendin, Broadcom and Marvel PHYs.

**Parameters**

<i>imx_fec</i>	Pointer to a structure containing data of the ENET device.
----------------	--

Definition at line 390 of file mii.c.

**4.2.0.0.14 int imx\_ioctl ( struct ifnet \* ifp, unsigned long cmd, caddr\_t data )**

Driver's IOCTL function.

**Parameters**

<i>ifp</i>	Pointer to a structure containing data shared between Ethernet driver and io-pkt stack.
<i>cmd</i>	IOCTL command.
<i>data</i>	Address containing IOCTL data.



**Returns**

Execution status.

Definition at line 63 of file devctl.c.

**4.2.0.0.15 const struct sigevent \* imx\_isr ( void \* arg, int iid )**

This is the interrupt handler which directly masks off the hardware interrupt at the ENET hw.

**Parameters**

<i>arg</i>	Pointer to a structure containing data of the ENET device.
<i>iid</i>	Unused parameter.

**Returns**

Flag of certain receive interrupt.

Definition at line 106 of file event.c.

**4.2.0.0.16 void imx\_MDI\_MonitorPhy ( void \* arg )**

Function is periodically called by io-pkt to probe PHY state and to clean out TX descriptor ring.

**Parameters**

<i>arg</i>	Pointer to a structure containing data of the ENET device.
------------	--

Definition at line 264 of file mii.c.

**4.2.0.0.17 void imx\_mii\_callback ( void \* handle, uchar\_t phy, uchar\_t newstate )**

Callback function executed when PHY link state changes.

**Parameters**

<i>handle</i>	Pointer to a structure containing data of the ENET device.
<i>phy</i>	Identifier of the PHY on MDIO management bus.
<i>newstate</i>	New link state.

Definition at line 116 of file mii.c.

**4.2.0.0.18 uint16\_t imx\_mii\_read ( void \* handle, uint8\_t phy\_add, uint8\_t reg\_add )**

Callback function to read PHY registers.

**Parameters**

<i>handle</i>	Pointer to a structure containing data of the ENET device.
<i>phy_add</i>	Address of PHY on MDIO management bus.
<i>reg_add</i>	Register address.

**Returns**

Read value.

Definition at line 45 of file mii.c.

#### 4.2.0.0.19 void imx\_mii\_write ( void \* *handle*, uint8\_t *phy\_add*, uint8\_t *reg\_add*, uint16\_t *data* )

Callback function to write data into PHY registers

**Parameters**

<i>handle</i>	Pointer to a structure containing data of the ENET device.
<i>phy_add</i>	Address of PHY on MDIO management bus.
<i>reg_add</i>	Register address.
<i>data</i>	Data to be written into PHY.

Definition at line 84 of file mii.c.

#### 4.2.0.0.20 int imx\_output ( struct ifnet \* *ifp*, struct mbuf \* *m*, struct sockaddr \* *dst*, struct rentry \* *rt* )

Function to transmit AVB packets.

**Parameters**

<i>ifp</i>	Pointer to structure containing data shared between Ethernet driver and io-pkt stack.
<i>m</i>	Packet mbuffer.
<i>dst</i>	Pointer to structure containing destination address.
<i>rt</i>	Pointer to a structure of an entry in the kernel routing table.

**Returns**

Status of the packet transmission.

**Return values**

<i>ENOBUFS</i>	No buffer space available.
----------------	----------------------------

Definition at line 448 of file transmit.c.

**4.2.0.0.21 int imx\_process\_interrupt ( void \* *arg*, struct nw\_work\_thread \* *wtp* )**

Tx interrupts processing.

**Parameters**

<i>arg</i>	Pointer to a structure containing data of the ENET device.
<i>wtp</i>	Pointer to new working thread.

**Returns**

Execution status.

**Return values**

1	Success.
---	----------

Definition at line 211 of file event.c.

**4.2.0.0.22 int imx\_process\_queue ( void \* *arg*, struct nw\_work\_thread \* *wtp* )**

Pseudo interrupt for Rx queue.

**Parameters**

<i>arg</i>	Pointer to a structure containing data of the ENET device.
<i>wtp</i>	Pointer to new working thread.

**Returns**

Execution status.

**Return values**

1	Success.
---	----------

Definition at line 40 of file event.c.

**4.2.0.0.23 void imx\_ptp\_add\_rx\_timestamp ( imx\_fec\_dev\_t \* *imx\_fec*, ptpv2hdr\_t \* *ph*, mpc\_bd\_t \* *bd* )**

This function inserts RX timestamp into the corresponding buffer (depends on the message type). If the corresponding buffer already full, the timestamp will be inserted into the start of the buffer.

**Parameters**

<i>imx_fec</i>	Pointer to a structure containing data of the ENET device.
<i>ph</i>	Pointer to packet header.
<i>bd</i>	pointer to receive buffer descriptor.

Definition at line 259 of file ptp.c.

**4.2.0.0.24 void imx\_ptp\_add\_tx\_timestamp ( imx\_fec\_dev\_t \* imx\_fec, ptpv2hdr\_t \* ph, mpc\_bd\_t \* bd )**

This function inserts TX timestamp into the corresponding buffer (depends on the message type). If the corresponding buffer already full, the timestamp will be inserted into the start of the buffer.

**Parameters**

<i>imx_fec</i>	Pointer to a structure containing data of the ENET device.
<i>ph</i>	Pointer to packet header.
<i>bd</i>	pointer to receive buffer descriptor.

Definition at line 295 of file ptp.c.

**4.2.0.0.25 void imx\_ptp\_cal ( imx\_fec\_dev\_t \* imx\_fec )**

Timer calibration.

**Parameters**

<i>imx_fec</i>	Pointer to a structure containing data of the ENET device.
----------------	--

Definition at line 50 of file ptp.c.

**4.2.0.0.26 void imx\_ptp\_get\_cnt ( imx\_fec\_dev\_t \* imx\_fec, ptp\_time\_t \* cnt )**

This function returns the current timer value.

**Parameters**

<i>imx_fec</i>	Pointer to a structure containing data of the ENET device.
<i>cnt</i>	Pointer to variable to store current timer value.

Definition at line 389 of file ptp.c.

**4.2.0.0.27 int imx\_ptp\_get\_rx\_timestamp ( imx\_fec\_dev\_t \* imx\_fec, ptp\_extts\_t \* ts )**

This function searches a timestamp in the corresponding RX buffer, according to message type, sequence id and the source port id.

**Parameters**

<i>imx_fec</i>	Pointer to a structure containing data of the ENET device.
<i>ts</i>	Pointer to Rx timestamp structure.

**Returns**

Flag if time stamp has been found.

**Return values**

0	If timestamp has not been found.
1	If timestamp has been found.

Definition at line 332 of file ptp.c.

**4.2.0.0.28 int imx\_ptp\_get\_tx\_timestamp ( imx\_fec\_dev\_t \* imx\_fec, ptp\_extts\_t \* ts )**

This function searches a timestamp in the corresponding TX buffer, according to message type, sequence id and the source port id.

**Parameters**

<i>imx_fec</i>	Pointer to a structure containing data of the ENET device.
<i>ts</i>	Pointer to TRx timestamp structure.

**Returns**

Flag if time stamp has been found.

**Return values**

0	If timestamp has not been found.
1	If timestamp has been found.

Definition at line 363 of file ptp.c.

**4.2.0.0.29 int imx\_ptp\_ioctl ( imx\_fec\_dev\_t \* imx\_fec, struct ifdrv \* ifd )**

This is a PTP IO control function.

**Parameters**

<i>imx_fec</i>	Pointer to a structure containing data of the ENET device.
<i>ifd</i>	Driver' IOCTL structure.

**Returns**

Non zero value if the error has been occurred.

**Return values**

<i>EOK</i>	Success.
<i>ENOENT</i>	No such file or directory.

**Return values**

<i>EINVAL</i>	Invalid argument.
<i>ENOTTY</i>	Inappropriate I/O control operation.

Definition at line 539 of file ptp.c.

**4.2.0.0.30 int imx\_ptp\_is\_eventmsg ( struct mbuf \* *m*, ptpv2hdr\_t \*\* *ph* )**

This function checks the PTP message.

**Parameters**

<i>m</i>	Pointer to packet buffer.
<i>ph</i>	Pointer to packet header.

**Returns**

Returns flag If the frame contains the PTP event or not.

**Return values**

<i>1</i>	Frame contains the PTP event.
<i>0</i>	Frame does not contains the PTP event.

Definition at line 200 of file ptp.c.

**4.2.0.0.31 void imx\_ptp\_set\_cnt ( imx\_fec\_dev\_t \* *imx\_fec*, ptp\_time\_t *cnt* )**

This function sets the current timer value.

**Parameters**

<i>imx_fec</i>	Pointer to a structure containing data of the ENET device.
<i>cnt</i>	Current timer value.

Definition at line 443 of file ptp.c.

**4.2.0.0.32 void imx\_ptp\_set\_compensation ( imx\_fec\_dev\_t \* *imx\_fec*, ptp\_comp\_t *ptc* )**

This function sets the clock compensation.

**Parameters**

<i>imx_fec</i>	Pointer to a structure containing data of the ENET device.
<i>ptc</i>	Compensation value.

Definition at line 464 of file ptp.c.

#### 4.2.0.0.33 `int imx_ptp_start ( imx_fec_dev_t * imx_fec )`

This function sets the default values for the counter and resets the timer.

##### Parameters

<i>imx_fec</i>	Pointer to a structure containing data of the ENET device.
----------------	--

##### Returns

Execution status.

##### Return values

0	Success.
---	----------

Definition at line 128 of file ptp.c.

#### 4.2.0.0.34 `void imx_ptp_stop ( imx_fec_dev_t * imx_fec )`

This function resets the timer and turns it off.

##### Parameters

<i>imx_fec</i>	Pointer to a structure containing data of the ENET device.
----------------	--

Definition at line 174 of file ptp.c.

#### 4.2.0.0.35 `int imx_receive ( imx_fec_dev_t * imx_fec, struct nw_work_thread * wtp, uint8_t queue )`

Function processes received packet.

##### Parameters

<i>imx_fec</i>	Pointer to structure containing data of the ENET device.
<i>wtp</i>	Working thread.
<i>queue</i>	Queue ID (0,1 or 2).

##### Returns

Execution status.

##### Return values

0	If queue overflowed, interrupts will be disabled until queue will be drained.
1	Packet received successfully.

Definition at line 84 of file receive.c.

#### 4.2.0.0.36 void\* imx\_rx\_thread ( void \* arg )

Receive thread. This thread is waiting for pulse from receive interrupt. Once pulse is received, received bytes will be filled into Rx buffer.

##### Parameters

<i>arg</i>	Pointer to a structure containing data of the ENET device.
------------	--

Definition at line 211 of file detect.c.

#### 4.2.0.0.37 void imx\_rx\_thread\_quiesce ( void \* arg, int die )

Function sends QUIESCE pulse.

##### Parameters

<i>arg</i>	Pointer to a structure containing data of the ENET device.
<i>die</i>	Dying flag.

Definition at line 269 of file detect.c.

#### 4.2.0.0.38 void imx\_sabreauto\_rework ( imx\_fec\_dev\_t \* imx\_fec )

Specific initialization of Atheros AR8031 PHY.

##### Parameters

<i>imx_fec</i>	Pointer to a structure containing data of the ENET device.
----------------	--

Definition at line 476 of file mii.c.

#### 4.2.0.0.39 void imx\_set\_multicast ( imx\_fec\_dev\_t \* imx\_fec )

Called from [imx\\_init\(\)](#) and [imx\\_ioctl\(\)](#) to calculate the multicast group address hash mask for the current set of multicast addresses.

##### Parameters

<i>imx_fec</i>	Pointer to a structure containing data of the ENET device.
----------------	--

Definition at line 40 of file multicast.c.

#### 4.2.0.0.40 int imx\_set\_tx\_bw ( imx\_fec\_dev\_t \* imx\_fec, struct ifdrv \* ifd )

Function sets bandwidth for AVB.



**Parameters**

<i>imx_fec</i>	Pointer to structure containing data of the ENET device.
<i>ifd</i>	Pointer to structure with NIC identification.

**Returns**

Execution status.

**Return values**

<i>EOK</i>	Success.
<i>EINVAL</i>	Invalid argument.

Definition at line 555 of file transmit.c.

**4.2.0.0.41 int imx\_setup\_phy ( imx\_fec\_dev\_t \* imx\_fec )**

Universal PHY initialization.

**Parameters**

<i>imx_fec</i>	Pointer to a structure containing data of the ENET device.
----------------	--

**Returns**

Execution status.

**Return values**

<i>0</i>	Success.
<i>-1</i>	Error.

Definition at line 349 of file mii.c.

**4.2.0.0.42 void imx\_speeduplex ( imx\_fec\_dev\_t \* imx\_fec )**

Function configures ENET hardware according to link parameters detected by PHY and read via MII bus.

**Parameters**

<i>imx_fec</i>	Pointer to a structure containing data of the ENET device.
----------------	--

Definition at line 1255 of file detect.c.

**4.2.0.0.43 void imx\_start ( struct ifnet \* ifp )**

Start transmitting.

**Parameters**

<i>ifp</i>	Pointer to structure containing data shared between Ethernet driver and io-pkt stack.
------------	---

Definition at line 323 of file transmit.c.

**4.2.0.0.44 void imx\_transmit\_complete ( imx\_fec\_dev\_t \* imx\_fec, uint8\_t queue )**

Process completed tx descriptors.

**Parameters**

<i>imx_fec</i>	Pointer to structure containing data of the ENET device.
<i>queue</i>	Index of the packet descriptors queue.

Definition at line 369 of file transmit.c.

**4.2.0.0.45 int imx\_tx ( imx\_fec\_dev\_t \* imx\_fec, struct mbuf \* m, uint8\_t queue )**

Function transmits packet.

**Parameters**

<i>imx_fec</i>	Pointer to structure containing data of the ENET device.
<i>m</i>	Pointer to mbuf with packet to send.
<i>queue</i>	Index into queue of descriptors.

**Returns**

Execution status.

**Return values**

<i>EOK</i>	Success.
<i>EINVAL</i>	Invalid argument.
<i>ENOMEM</i>	Not enough space.

Definition at line 115 of file transmit.c.

**4.2.0.0.46 void imx\_update\_stats ( imx\_fec\_dev\_t \* imx\_fec )**

Function reads ENET MIB registers and stores data into device structure. Called from [imx\\_ioctl\(\)](#) or [imx\\_process\\_irq\\_interrupt\(\)](#).

**Parameters**

<i>imx_fec</i>	Pointer to structure containing data of the ENET device.
----------------	--

Definition at line 88 of file stats.c.



## Chapter 5

# Watchdog refresh utility (wdtkick)

This part describes the Watchdog refresh utility.

## Functions

- int `main` (int argc, char \*argv[])

## 5.1 Detailed Description

This part describes the Watchdog refresh utility. The Watchdog Timer (WDOG) protects against system failures by providing a method by which to escape from unexpected events or programming errors. Once the WDOG is activated, it must be serviced by the software on a periodic basis. If servicing does not take place, the timer times out. Upon timeout, the WDOG asserts the internal system reset signal.

To enable Watchdog timer module, run the BSP startup with **-W** option. This is done from build file by following command:

```
startup-imx7x-sabre -m -v -n0 -e -W
```

When **-W** option is used, clock gate for WDOG1 peripheral will be enabled and WDOG1 will be started with 30 second kick-off period by default. Use of WDOG1 and default period are hard coded in the startup code and cannot be affected by any other option. If you want to use another WDOG (2,3,4) peripheral, you have to modify the startup code accordingly.

Watchdog refresh utility should be started from the build file by following command:

```
wdtkick
```

Implementation of an utility is very simple. After parsing of possible command line options new thread will be created and program will enter endless loop. In this loop a service routine will be performed to refresh WDOG timer and after that the thread will be suspended for given length of time. If some process with higher priority exhausts all CPU resources, the thread will be never woken up, service routine will not be executed and the CPU reset will occur because of Watchdog timer times out.

By default Watchdog refresh utility is executed with no input parameters. List of possible options can be found in `src/hardware/support/wdtkick/wdtkick.use` file.

## 5.2 Function Documentation

### 5.2.0.0.1 int main ( int *argc*, char \* *argv*[ ] )

Main function of the Watchdog refresh utility.

#### Parameters

<i>argc</i>	Count of the command line arguments.
<i>argv</i>	Array of pointers to command line arguments.

#### Returns

Execution status.

#### Return values

<i>EXIT_SUCCESS</i>	If everything is OK.
<i>EXIT_FAILURE</i>	In case of any error.

Definition at line 57 of file main.c.

## Chapter 6

# SAI - Synchronous Audio Interface driver (deva-ctrl-mx-sai\_wm8960.so)

This part describes the SAI audio driver library deva-ctrl-mx-sai\_wm8960.so.

## Modules

- [WM8960 codec driver](#)

*This part describes the WM8960 external codec driver.*

## Data Structures

- struct [imx\\_stream\\_dma](#)
- struct [imx\\_stream\\_pcm](#)
- struct [imx\\_stream](#)
- struct [imx\\_sai\\_xfer\\_config](#)
- struct [imx\\_sai\\_data](#)
- struct [imx\\_card](#)
- struct [my\\_pulse\\_struct](#)

## Typedefs

- typedef enum [imx\\_stream\\_status](#) [imx\\_stream\\_status\\_t](#)
- typedef struct [imx\\_stream\\_dma](#) [imx\\_stream\\_dma\\_t](#)
- typedef struct [imx\\_stream\\_pcm](#) [imx\\_stream\\_pcm\\_t](#)
- typedef enum [imx\\_sai\\_mode](#) [imx\\_sai\\_mode\\_t](#)
- typedef enum [imx\\_sai\\_protocol](#) [imx\\_sai\\_protocol\\_t](#)
- typedef enum [imx\\_sai\\_sync\\_mode](#) [imx\\_sai\\_sync\\_mode\\_t](#)
- typedef struct [imx\\_sai\\_xfer\\_config](#) [imx\\_sai\\_xfer\\_config\\_t](#)
- typedef struct [imx\\_sai\\_data](#) [imx\\_sai\\_data\\_t](#)

## Enumerations

## Functions

- int `imx_sai_set_clock_rate` (struct `imx_card` \*imx, int rate, `imx_tsr_index_t` idx)
- int32\_t `imx_capabilities` (struct `imx_card` \*imx, `ado_pcm_t` \*pcm, `snd_pcm_channel_info_t` \*info)
- int32\_t `imx_playback_acquire` (struct `imx_card` \*imx, struct `imx_stream` \*\*pc, `ado_pcm_config_t` \*config, `ado_pcm_subchn_t` \*subchn, uint32\_t \*why\_failed)
- int32\_t `imx_playback_release` (struct `imx_card` \*imx, struct `imx_stream` \*pc, `ado_pcm_config_t` \*config)
- int32\_t `imx_capture_acquire` (struct `imx_card` \*imx, struct `imx_stream` \*\*pc, `ado_pcm_config_t` \*config, `ado_pcm_subchn_t` \*subchn, uint32\_t \*why\_failed)
- int32\_t `imx_capture_release` (struct `imx_card` \*imx, struct `imx_stream` \*pc, `ado_pcm_config_t` \*config)
- int32\_t `imx_prepare` (struct `imx_card` \*imx, struct `imx_stream` \*pc, `ado_pcm_config_t` \*config)
- int32\_t `imx_playback_trigger` (struct `imx_card` \*imx, struct `imx_stream` \*pc, uint32\_t cmd)
- int32\_t `imx_capture_trigger` (struct `imx_card` \*imx, struct `imx_stream` \*pc, uint32\_t cmd)
- void `imx_play_pulse_hdlr` (struct `imx_card` \*imx, struct `sigevent` \*event)
- void `imx_cap_pulse_hdlr` (struct `imx_card` \*imx, struct `sigevent` \*event)
- int `imx_sai_init` (struct `imx_card` \*imx)
- void `ctrl_version` (int \*major, int \*minor, char \*date)
- void `imx_sai_config_default_protocol_flags` (struct `imx_card` \*imx)
- int `imx_parse_commandline` (struct `imx_card` \*imx, char \*args)
- int `ctrl_init` (struct `imx_card` \*\*hw\_context, `ado_card_t` \*card, char \*args)
- int `ctrl_destroy` (struct `imx_card` \*imx)
- int `my_detach_pulse` (void \*\*x)
- int `my_attach_pulse` (void \*\*x, struct `sigevent` \*event, void(\*handler)(struct `imx_card` \*hw\_context, struct `sigevent` \*event), struct `imx_card` \*hw\_context)

## 6.1 Detailed Description

This part describes the SAI audio driver library `deva-ctrl-mx-sai_wm8960.so`. The SAI audio driver library is shared library for the io-audio manager. The io-audio manager provides support for dynamically loaded audio-driver modules. More information about io-audio manager can be found on QNX website [help](#).

The i.MX7D Sabre board has on-board WM8960 codec connected to the SAI1 peripheral. Codec is configured as Slave and SAI peripheral is configured as Master with Master clock (MCLK) generated internally by Audio PLL. MCLK frequency is fixed to 12.288 MHz for sample rates 8, 16, 32, 48 KHz. Higher sample rates are not supported by WM8960 codec.

The SAI audio driver library does not configure clock sources and does not configure I2S pins directly. These are configured in BSP startup code.

The SAI audio driver library supports various command line options documented in `src/hardware/deva/ctrl/mx/deva-ctrl-mx.use` file. Content of this file is also accessible in running QNX system by executing `use` command:

```
# use deva-ctrl-mx-sai_wm8960.so
```

The SAI audio driver library is loaded by default when system starts. Manually can be loaded by executing command:

```
# io-audio -d mx-sai_wm8960 clk_mode=i2s_master,sys_clk=12288000
```



After loading the library a new device /dev/snd is created:

```
# ls /dev/snd
controlC0          pcmC0D0c          pcmC0D1p          pcmPreferredp
mixerC0D0          pcmC0D0p          pcmPreferredc
```

i.MX7 sabre board has one stereo audio output connected to audio JACK connector (Headphone) and Class-D amplifier stereo output connected to a speaker connector (Front). Both analog outputs are connected internally to stereo DAC in the WM8960 codec. The board has also one microphone input connected to audio JACK connector. Outputs and inputs have volume and mute control. These are accessible over `mix_ctl` application. This application is included in the BSP.

For list of supported Playback and Capture groups execute command:

```
# mix_ctl
"Master",0          - Playback Group
"Headphone",0      - Playback Group
"Front",0           - Playback Group
"Mic In",0          - Capture Group
"PCM Mixer",0      - Playback Group
```

To control the Master group volume execute the command:

```
# mix_ctl group "Master" volume=240
"Master",0 - Playback Group
  Capabilities - Volume Mute
  Channels - Front-Left Front-Right
  Volume Range - minimum=0, maximum=254
  Channel 0 Front-Left - 240 ( 94%)
  Channel 1 Front-Right - 240 ( 94%)
```

To enable Master group mute execute the command:

```
# mix_ctl group "Master" mute=1
"Master",0 - Playback Group
  Capabilities - Volume Mute
  Channels - Front-Left Front-Right
  Volume Range - minimum=0, maximum=254
  Channel 0 Front-Left - 240 ( 94%) Muted
  Channel 1 Front-Right - 240 ( 94%) Muted
```

i.MX7 sabre BSP contains binaries for audio WAV files playback and capturing. WAV file can be played by `wave` command and a new WAV file can be recorded from MIC input by `waverec` command.

Example of recording audio data into /tmp/ directory in Mono mode with sample rate 48 kHz, capturing data for 20 seconds:

```
# waverec -m -t20 -r48000 /tmp/foo.wav
SampleRate = 48000, Channels = 1, SampleBits = 16
Format Signed 16-bit Little Endian
Frag Size 8192
Total Frags 8
Rate 48000
Mixer Pcm Group [Mic In]
```

Example of audio WAV file playback:

```
# wave /tmp/foo.wav
SampleRate = 48000, Channels = 1, SampleBits = 16
Format Signed 16-bit Little Endian
Frag Size 2048
Total Frags 64
Rate 48000
Voices 1
Mixer Pcm Group [Wave playback channel]
```

NOTE: The io-audio manager has ability to capture and playback with sample rates unsupported by hardware because of software resampler (resamples unsupported sample rates to sample rate supported by hardware).

## 6.2 Typedef Documentation

### 6.2.0.0.1 typedef struct imx\_sai\_data imx\_sai\_data\_t

IMX SAI data structure.

### 6.2.0.0.2 typedef enum imx\_sai\_mode imx\_sai\_mode\_t

IMX SAI mode.

### 6.2.0.0.3 typedef enum imx\_sai\_protocol imx\_sai\_protocol\_t

IMX SAI protocol.

### 6.2.0.0.4 typedef enum imx\_sai\_sync\_mode imx\_sai\_sync\_mode\_t

IMX SAI RX TX synchronization mode.

### 6.2.0.0.5 typedef struct imx\_sai\_xfer\_config imx\_sai\_xfer\_config\_t

IMX SAI transfer configuration structure.

### 6.2.0.0.6 typedef struct imx\_stream\_dma imx\_stream\_dma\_t

IMX stream DMA data.

### 6.2.0.0.7 typedef struct imx\_stream\_pcm imx\_stream\_pcm\_t

PCM stream data structure.

### 6.2.0.0.8 typedef enum imx\_stream\_status imx\_stream\_status\_t

IMX stream status.

## 6.3 Enumeration Type Documentation

### 6.3.0.0.1 enum imx\_sai\_mode

IMX SAI mode.

#### Enumerator

**IMX\_SAI\_MASTER** SAI device is master and ext. codec is slave.

**IMX\_SAI\_SLAVE** SAI device is slave and ext. codec is master.

Definition at line 86 of file imx\_sai\_dll.h.

### 6.3.0.0.2 enum imx\_sai\_protocol

IMX SAI protocol.

#### Enumerator

**IMX\_SAI\_PROTOCOL\_I2S** I2S protocol.

**IMX\_SAI\_PROTOCOL\_PCM** PCM protocol.

Definition at line 92 of file imx\_sai\_dll.h.

### 6.3.0.0.3 enum imx\_sai\_sync\_mode

IMX SAI RX TX synchronization mode.

#### Enumerator

**IMX\_SAI\_SYNC\_RX\_WITH\_TX** Rx uses Tx frame sync and bit clock.

**IMX\_SAI\_ASYNC** Rx and Tx are asynchronous.

Definition at line 98 of file imx\_sai\_dll.h.

### 6.3.0.0.4 enum imx\_stream\_status

IMX stream status.

#### Enumerator

**IMX\_STREAM\_STOP** Stream is stopped.

**IMX\_STREAM\_ACQUIRE** Stream is acquired.

**IMX\_STREAM\_GO** Stream is running.

Definition at line 52 of file imx\_sai\_dll.h.

## 6.4 Function Documentation

### 6.4.0.0.1 int ctrl\_destroy ( struct imx\_card \* imx )

Entry point called when card is unmounted.

**Parameters**

<i>imx</i>	IMX SAI hardware context structure.
------------	-------------------------------------

**Returns**

Execution status.

Definition at line 1597 of file imx\_sai\_dll.c.

**6.4.0.0.2 int ctrl\_init ( struct imx\_card \*\* hw\_context, ado\_card\_t \* card, char \* args )**

Entry point of IMX SAI audio driver library.

Called when io-audio loads IMX SAI HW DLL.

**Parameters**

<i>hw_context</i>	Pointer which store IMX SAI hardware context structure.
<i>card</i>	Pointer to an internal card structure.
<i>args</i>	Any command-line arguments.

**Returns**

Execution status.

Definition at line 1389 of file imx\_sai\_dll.c.

**6.4.0.0.3 void ctrl\_version ( int \* major, int \* minor, char \* date )**

Initializes SAI driver library version.

**Parameters**

<i>major</i>	Major version.
<i>minor</i>	Minor version.
<i>date</i>	Driver date.

Definition at line 874 of file imx\_sai\_dll.c.

**6.4.0.0.4 void imx\_cap\_pulse\_hdlr ( struct imx\_card \* imx, struct sigevent \* event )**

Pulse handler (for capture).

Sends a signal that the current fragment of a subchannel has been completed by the DMA engine.

**Parameters**

<i>imx</i>	IMX SAI hardware context structure.
<i>event</i>	Pointer to event structure.

Definition at line 610 of file imx\_sai\_dll.c.

#### 6.4.0.0.5 `int32_t imx_capabilities ( struct imx_card * imx, ado_pcm_t * pcm, snd_pcm_channel_info_t * info )`

Gets IMX SAI capabilities.

This function is used to return to the client the capabilities of the device at this instant. When the device was created, its static capabilities were passed in as an argument; however, if a number of subchannels are already running, the device may no longer have the ability to support those capabilities.

##### Parameters

<i>imx</i>	IMX SAI hardware context structure.
<i>pcm</i>	PCM device structure.
<i>info</i>	Structure to fill. Contains info about IMX SAI capabilities.

##### Returns

Execution status.

Definition at line 86 of file imx\_sai\_dll.c.

#### 6.4.0.0.6 `int32_t imx_capture_acquire ( struct imx_card * imx, struct imx_stream ** pc, ado_pcm_config_t * config, ado_pcm_subchn_t * subchn, uint32_t * why_failed )`

Called when a client attempts to open a capture PCM stream.

##### Parameters

<i>imx</i>	IMX SAI hardware context structure.
<i>pc</i>	IMX SAI PCM subchannel context structure.
<i>config</i>	Contains all the parameters about how the channel is to be set up.
<i>subchn</i>	Structure for the subchannel.
<i>why_failed</i>	A pointer to the variable for returning detailed info why failed.

##### Returns

Execution status.

Definition at line 264 of file imx\_sai\_dll.c.

#### 6.4.0.0.7 `int32_t imx_capture_release ( struct imx_card * imx, struct imx_stream * pc, ado_pcm_config_t * config )`

Called by upper layer when client closes its connection to the device.

**Parameters**

<i>imx</i>	IMX SAI hardware context structure.
<i>pc</i>	IMX SAI PCM subchannel context structure.
<i>config</i>	Contains all the parameters about how the channel was set up.

**Returns**

Execution status.

Definition at line 345 of file imx\_sai\_dll.c.

#### 6.4.0.0.8 int32\_t imx\_capture\_trigger ( struct imx\_card \* *imx*, struct imx\_stream \* *pc*, uint32\_t *cmd* )

Called by upper layer to start or stop capture subchannel.

**Parameters**

<i>imx</i>	IMX SAI hardware context structure.
<i>pc</i>	IMX SAI PCM subchannel context structure.
<i>cmd</i>	Command which specifies GO or STOP trigger.

**Returns**

Execution status.

Definition at line 472 of file imx\_sai\_dll.c.

#### 6.4.0.0.9 int imx\_parse\_commandline ( struct imx\_card \* *imx*, char \* *args* )

Parse command line parameters.

**Parameters**

<i>imx</i>	SAI hardware context structure.
<i>args</i>	Pointer to array of command line arguments.

**Returns**

Execution status.

Definition at line 948 of file imx\_sai\_dll.c.

#### 6.4.0.0.10 void imx\_play\_pulse\_hdlr ( struct imx\_card \* *imx*, struct sigevent \* *event* )

Pulse handler (for playback).

Sends a signal that the current fragment of a subchannel has been completed by the DMA engine.

**Parameters**

<i>imx</i>	IMX SAI hardware context structure.
<i>event</i>	Pointer to event structure.

Definition at line 593 of file imx\_sai\_dll.c.

#### 6.4.0.0.11 **int32\_t imx\_playback\_acquire ( struct imx\_card \* *imx*, struct imx\_stream \*\* *pc*, ado\_pcm\_config\_t \* *config*, ado\_pcm\_subchn\_t \* *subchn*, uint32\_t \* *why\_failed* )**

Called when a client attempts to open a playback PCM stream.

**Parameters**

<i>imx</i>	IMX SAI hardware context structure.
<i>pc</i>	IMX SAI PCM subchannel context structure.
<i>config</i>	Contains all the parameters about how the channel is to be set up.
<i>subchn</i>	Structure for the subchannel.
<i>why_failed</i>	A pointer to the variable for returning detailed info why failed.

**Returns**

Execution status.

Definition at line 153 of file imx\_sai\_dll.c.

#### 6.4.0.0.12 **int32\_t imx\_playback\_release ( struct imx\_card \* *imx*, struct imx\_stream \* *pc*, ado\_pcm\_config\_t \* *config* )**

Called by upper layer when client closes its connection to the device.

**Parameters**

<i>imx</i>	IMX SAI hardware context structure.
<i>pc</i>	IMX SAI PCM subchannel context structure.
<i>config</i>	Contains all the parameters about how the channel was set up.

**Returns**

Execution status.

Definition at line 240 of file imx\_sai\_dll.c.

#### 6.4.0.0.13 **int32\_t imx\_playback\_trigger ( struct imx\_card \* *imx*, struct imx\_stream \* *pc*, uint32\_t *cmd* )**

Called by upper layer to start or stop playback subchannel.

**Parameters**

<i>imx</i>	IMX SAI hardware context structure.
<i>pc</i>	IMX SAI PCM subchannel context structure.
<i>cmd</i>	Command which specifies GO or STOP trigger.

**Returns**

Execution status.

Definition at line 381 of file imx\_sai\_dll.c.

#### 6.4.0.0.14 `int32_t imx_prepare ( struct imx_card * imx, struct imx_stream * pc, ado_pcm_config_t * config )`

Called by upper layer to prepare hardware before it's started up.

**Parameters**

<i>imx</i>	IMX SAI hardware context structure.
<i>pc</i>	IMX SAI PCM subchannel context structure.
<i>config</i>	Contains all the parameters about how the channel is to be set up.

**Returns**

Execution status.

Definition at line 366 of file imx\_sai\_dll.c.

#### 6.4.0.0.15 `void imx_sai_config_default_protocol_flags ( struct imx_card * imx )`

This function configures the various protocol specific flags.

**Parameters**

<i>imx</i>	IMX SAI hardware context structure.
------------	-------------------------------------

Definition at line 911 of file imx\_sai\_dll.c.

#### 6.4.0.0.16 `int imx_sai_init ( struct imx_card * imx )`

Initializes SAI hardware.

**Parameters**

<i>imx</i>	IMX SAI hardware context structure.
------------	-------------------------------------



**Returns**

Execution status.

Definition at line 771 of file imx\_sai\_dll.c.

#### 6.4.0.0.17 **int imx\_sai\_set\_clock\_rate ( struct imx\_card \* *imx*, int *rate*, imx\_tsr\_x\_index\_t *idx* )**

Sets SAI clock rate according to required sample rate etc.

**Parameters**

<i>imx</i>	IMX SAI hardware context structure.
<i>rate</i>	Sample rate to be set.
<i>idx</i>	Specifies which part of SAI, TX or RX.

**Returns**

Execution status.

Definition at line 626 of file imx\_sai\_dll.c.

#### 6.4.0.0.18 **int my\_attach\_pulse ( void \*\* *x*, struct sigevent \* *event*, void(\*) (struct imx\_card \* *hw\_context*, struct sigevent \* *event*) *handler*, struct imx\_card \* *hw\_context* )**

Attach a new pulse handler.

**Parameters**

<i>x</i>	Handle to pulse structure.
<i>event</i>	Pointer to event structure.
<i>handler</i>	Pointer to handler to be attached.
<i>hw_context</i>	Audio hardware context structure.

**Returns**

Execution status.

Definition at line 96 of file pulse.c.

#### 6.4.0.0.19 **int my\_detach\_pulse ( void \*\* *x* )**

Detach a pulse handler.

**Parameters**

<i>x</i>	Handle to pulse structure.
----------	----------------------------

**Returns**

Execution status.

Definition at line 142 of file pulse.c.

## 6.5 WM8960 codec driver

This chapter describes the WM8960 external codec driver.

### Data Structures

- struct [wm8960\\_context](#)

### Macros

- #define [WM8960\\_AVDD](#) 3300
- #define [WM8960\\_ANALOG\\_BIAS\\_THRESH](#) 3000
- #define [WM8960\\_SLAVE\\_ADDR](#) (0x34 >> 1)

### Typedefs

- typedef struct [wm8960\\_context](#) [wm8960\\_context\\_t](#)

### Functions

- int [codec\\_set\\_rate](#) (HW\_CONTEXT\_T \*mx)
- int [codec\\_mixer](#) (ado\_card\_t \*card, HW\_CONTEXT\_T \*mx)

#### 6.5.1 Detailed Description

This chapter describes the WM8960 external codec driver.

The WM8960 codec driver is a part of deva audio driver library. In the i.MX7D Sabre BSP is a part of SAI driver library deva-ctrl-mx-mx7\_wm8960.so. The WM8960 codec driver uses I2C resource manager driver to configure external WM8960 codec.

The WM8960 codec driver registers and maps mixer elements. Each registered mixer element is mapped to some WM8960 hardware functionality. For example Mute elements are mapped to WM8960 mute functionality etc. The driver creates 3 playback groups and one Capture group. See [mix\\_ctl](#) application output:

```
# mix_ctl
"Master",0           - Playback Group
"Headphone",0       - Playback Group
"Front",0           - Playback Group
"Mic In",0          - Capture Group
"PCM Mixer",0       - Playback Group
```

A list of groups:

- Master - controls DAC output volume and mute
- Headphone - controls Headphone out volume and mute

- Front - controls Speaker out volume and mute
- Mic In - controls Microphone input volume and mute
- PCM Mixer - software mixer for playback

For each playback and capture group is possible to set volume and disable or enable mute function.

For example to control the Master group volume execute the command:

```
# mix_ctl group "Master" volume=240
"Master",0 - Playback Group
  Capabilities - Volume Mute
  Channels - Front-Left Front-Right
  Volume Range - minimum=0, maximum=254
  Channel 0 Front-Left - 240 ( 94%)
  Channel 1 Front-Right - 240 ( 94%)
```

To enable Master group mute execute the command:

```
# mix_ctl group "Master" mute=1
"Master",0 - Playback Group
  Capabilities - Volume Mute
  Channels - Front-Left Front-Right
  Volume Range - minimum=0, maximum=254
  Channel 0 Front-Left - 240 ( 94%) Muted
  Channel 1 Front-Right - 240 ( 94%) Muted
```

## 6.5.2 Macro Definition Documentation

### 6.5.2.0.1 #define WM8960\_ANALOG\_BIAS\_THRESH 3000

Defines threshold in mV for analog bias increasing. Bias is increased when Analog Power Supply voltage level is below or equal to this threshold.

Definition at line 50 of file wm8960.h.

### 6.5.2.0.2 #define WM8960\_AVDD 3300

WM8960 Analog Power Supply voltage level in mV

Definition at line 43 of file wm8960.h.

### 6.5.2.0.3 #define WM8960\_SLAVE\_ADDR (0x34 >> 1)

WM8960 I2C 7-bit slave address

Definition at line 54 of file wm8960.h.

## 6.5.3 Typedef Documentation

### 6.5.3.0.1 typedef struct wm8960\_context wm8960\_context\_t

WM8960 mixer context structure

## 6.5.4 Function Documentation

### 6.5.4.0.1 int codec\_mixer ( ado\_card\_t \* card, HW\_CONTEXT\_T \* mx )

Called by SAI controller to initialize WM8960 codec.

**Parameters**

<i>card</i>	Card context structure.
<i>mx</i>	SAI context structure.

**Returns**

Execution status.

Definition at line 1447 of file wm8960.c.

**6.5.4.0.2 int codec\_set\_rate ( HW\_CONTEXT\_T \* mx )**

Called by SAI controller to configure sample rate on fly.

**Parameters**

<i>mx</i>	SAI context structure.
-----------	------------------------

**Returns**

Execution status.

Definition at line 1426 of file wm8960.c.



## Chapter 7

# ETFS low level driver (fs-etfs-imx-micron)

This driver implements low level layer for **ETFS (Embedded transaction file system)** and is intended for NAND memories with 4096 bytes page size and 224 bytes spare area. There are supported 4 sub-pages within "standard" page due to design of BCH peripheral, for details please see picture below.

This driver is using HW (BCH) 24-bit ECC per 1032 bytes of data.

The ETFS driver does not configure clock sources and does not configure GPML pins directly. These are configured in BSP startup code.

## Modules

- [Chip interface](#)

*This part describes the NAND controller.*

## Functions

- int [devio\\_options](#) (struct etfs\_devio \*dev, char \*optstr)
- int [devio\\_init](#) (struct etfs\_devio \*dev)
- int [devio\\_readcluster](#) (struct etfs\_devio \*dev, unsigned cluster, uint8\_t \*buf, struct etfs\_trans \*trp)
- int [devio\\_readtrans](#) (struct etfs\_devio \*dev, unsigned cluster, struct etfs\_trans \*trp)
- int [devio\\_postcluster](#) (struct etfs\_devio \*dev, unsigned cluster, uint8\_t \*buf, struct etfs\_trans \*trp)
- int [devio\\_eraseblk](#) (struct etfs\_devio \*dev, unsigned blk)
- int [devio\\_sync](#) (struct etfs\_devio \*dev)

## 7.1 Detailed Description

This driver implements low level layer for **ETFS (Embedded transaction file system)** and is intended for NAND memories with 4096 bytes page size and 224 bytes spare area. There are supported 4 sub-pages within "standard" page due to design of BCH peripheral, for details please see picture below.

This driver is using HW (BCH) 24-bit ECC per 1032 bytes of data.

The ETFS driver does not configure clock sources and does not configure GPML pins directly. These are configured in BSP startup code.

**NOTE:** This driver currently supports only Micron MT29F8G08xxxxx devices.

The ETFS driver supports various command line options documented in src/hardware/etfs/nand4096/etfs.use file. Content of this file is also accessible in running QNX system by executing **use** command.





**Returns**

EOK always.

Definition at line 147 of file devio.c.

**7.2.0.0.3 int devio\_options ( struct etfs\_devio \* dev, char \* optstr )**

Process device specific options (if any). This is always called before any access to the part. It is called by the -D option to the file system. If no -D option is given, this function will still be called with "" for optstr.

**Parameters**

<i>dev</i>	ETFS handle.
<i>optstr</i>	Driver string options.

**Return values**

<i>EOK</i>	D options processed successfully.
<i>-1</i>	error in peripheral memory space allocation.
<i>EINVAL</i>	Invalid -D sub-option.

Definition at line 67 of file devio.c.

**7.2.0.0.4 int devio\_postcluster ( struct etfs\_devio \* dev, unsigned cluster, uint8\_t \* buf, struct etfs\_trans \* trp )**

Post a cluster of data. Set crc for both the spare area and the entire page (data + spare). The passed buffer "buf" is larger than the cluster size. It can hold PAGESIZE bytes. This is for convenience writing data to the device and calculating the crc. The work area after clustersize bytes is ignored by the caller.

**Parameters**

<i>dev</i>	Device structure.
<i>cluster</i>	Current cluster (page).
<i>buf</i>	Data buffer.
<i>trp</i>	Transaction pointer.

**Returns**

Execution status (ETFS\_TRANS\_XXX).

Definition at line 499 of file devio.c.

**7.2.0.0.5 int devio\_readcluster ( struct etfs\_devio \* dev, unsigned cluster, uint8\_t \* buf, struct etfs\_trans \* trp )**

Read a cluster of data. Verify crc for both the spare area and the entire page (data + spare). The passed buffer "buf" is larger than the cluster size. It can hold PAGESIZE bytes. This is for convenience when reading data from the device and calculating the crc. The work area after clustersize bytes is ignored by the caller.

**Parameters**

<i>dev</i>	ETFS handle.
<i>cluster</i>	Cluster (page) to read.
<i>buf</i>	Buffer to fill.
<i>trp</i>	Transaction pointer.

**Returns**

Execution status (ETFS\_TRANS\_XXX).

Definition at line 343 of file devio.c.

### 7.2.0.0.6 int devio\_readtrans ( struct etfs\_devio \* *dev*, unsigned *cluster*, struct etfs\_trans \* *trp* )

Read the spare area of a page (not the data) to return transaction information. This called is used heavily on startup to process the transactions. It is a cheaper call than [devio\\_readcluster\(\)](#) since it reads less data and has a smaller checksum to calculate.

**Parameters**

<i>dev</i>	ETFS handle.
<i>cluster</i>	Cluster (page) to read.
<i>trp</i>	Transaction pointer.

**Returns**

Execution status (ETFS\_TRANS\_XXX).

Definition at line 412 of file devio.c.

### 7.2.0.0.7 int devio\_sync ( struct etfs\_devio \* *dev* )

Called to allow the driver to flush any cached data that has not be written to the device. The NAND class driver does not need it.

**Parameters**

<i>dev</i>	ETFS handle.
------------	--------------

**Returns**

-1 always

Definition at line 629 of file devio.c.

## 7.3 Chip interface

This chapter describes the NAND controller.

### Modules

- [DMA](#)  
*This chapter describes the DMA API of the NAND controller.*
- [ECC](#)  
*This chapter describes the ECC API of the NAND controller.*
- [PIO](#)  
*This chapter describes the PIO API of the NAND controller.*

### Data Structures

- [struct \\_apbh\\_dma\\_t](#)
- [struct \\_apbh\\_dma\\_gpmi1\\_t](#)
- [struct \\_apbh\\_dma\\_gpmi3\\_t](#)
- [struct \\_apbh\\_dma\\_gpmi5\\_t](#)
- [struct \\_dma\\_blk\\_erase\\_t](#)
- [struct \\_dma\\_programEcc\\_t](#)
- [struct \\_dma\\_programRaw\\_t](#)
- [struct \\_dma\\_readEcc\\_device\\_t](#)
- [struct \\_dma\\_readRaw\\_device\\_t](#)
- [struct \\_NAND\\_dma\\_read\\_status\\_device\\_t](#)
- [struct \\_dma\\_reset\\_device\\_t](#)
- [struct \\_dma\\_read\\_id\\_device\\_t](#)
- [struct \\_chipio\\_t](#)

### Macros

- [#define NAND\\_DMA\\_WAIT4RDY\\_CMD](#)  
*APBH DMA Macro for Wait4Ready command.*
- [#define NAND\\_DMA\\_WAIT4RDY\\_PIO\(u32ChipSelect\)](#)  
*GPMI PIO DMA Macro for Wait4Ready command.*
- [#define NAND\\_DMA\\_TXDATA\\_CMD\(TransferSize, Semaphore, CommandWords, Wait4End, Cmd\)](#)  
*APBH DMA Macro for Transmit Data command. Transfer TransferSize bytes with DMA. Transfer one Word to PIO. Wait for DMA to complete before starting next DMA descriptor in chain. Lock the NAND while waiting for this DMA chain to complete. Decrement semaphore if this is the last part of the chain. Another descriptor follows this one in the chain. This DMA is a read from System Memory - write to device.*
- [#define NAND\\_DMA\\_TXDATA\\_PIO\(u32ChipSelect, TransferSize\)](#)  
*GPMI PIO DMA Macro for Transmit Data command. Setup transfer as a write. Transfer NumBitsInWord bits per DMA cycle. Lock CS during this transaction. Select the appropriate chip. Address lines need to specify Data transfer (0b00) Transfer TransferSize - NumBitsInWord values.*
- [#define NAND\\_DMA\\_SENSE\\_CMD\(SenseSemaphore\)](#)  
*APBH DMA Macro for Sense command. Transfer no Bytes with DMA. Transfer no Words to PIO. Don't lock the NAND while waiting for Ready to go high. Decrement semaphore if this is the last part of the chain. Another descriptor follows this one in the chain.*
- [#define NAND\\_DMA\\_RX\\_CMD\\_ECC\(TransferSize, Semaphore\)](#)

APBH DMA Macro for Read Data command with ECC. Receive TransferSize bytes with DMA. Transfer one Word to PIO. Wait for DMA to complete before starting next DMA descriptor in chain. Decrement semaphore if this is the last part of the chain. Unlock the NAND after this DMA chain completes. Another descriptor follows this one in the chain. No DMA transfer here; the ECC8 block becomes the bus master and performs the memory writes itself instead of the DMA.

- #define `NAND_DMA_RX_NO_ECC_CMD`(TransferSize, Semaphore)

APBH DMA Macro for Receive Data with no ECC command. Receive TransferSize bytes with DMA but no ECC. Transfer one Word to PIO. Wait for DMA to complete before starting next DMA descriptor in chain. Decrement semaphore if this is the last part of the chain. Unlock the NAND after this DMA chain completes. Another descriptor follows this one in the chain. This DMA is a write to System Memory - read from device.

- #define `NAND_DMA_RX_PIO`(u32ChipSelect, TransferSize)

GPMI PIO DMA Macro for Receive command. Setup transfer as a READ. Transfer NumBitsInWord bits per DMA cycle. Select the appropriate chip. Address lines need to specify Data transfer (0b00) Transfer TransferSize - NumBitsInWord values.

- #define `NAND_DMA_COMMAND_CMD`(TransferSize, Semaphore, NandLock, CmdWords)

APBH DMA Macro for sending NAND Command sequence. Transmit TransferSize bytes to DMA. Transfer one Word to PIO. Wait for DMA to complete before starting next DMA descriptor in chain. Decrement semaphore if this is the last part of the chain. Lock the NAND until the next chain. Another descriptor follows this one in the chain. This DMA is a read from System Memory - write to device.

- #define `NAND_DMA_COMMAND_PIO`(u32ChipSelect, TransferSize, AssertCS)

GPMI PIO DMA Macro when sending a command. Setup transfer as a WRITE. Transfer NumBitsInWord bits per DMA cycle. Lock CS during and after this transaction. Select the appropriate chip. Address lines need to specify Command transfer (0b01) Increment the Address lines if AddrIncr is set. Transfer TransferSize - NumBitsInWord values.

- #define `NAND_DMA_ECC_PIO`(EnableDisable) (IMX\_GPMI\_ECCCTRL\_ENABLE\_ECC(EnableDisable))

GPMI PIO DMA Macro for disabling ECC during this write.

- #define `NAND_DMA_ECC_CTRL_PIO`(EccBufferMask, decode\_encode\_size)

GPMI PIO DMA Macro sequence for ECC decode. Setup READ transfer ECC Control register. Setup for ECC Decode, 4 Bit. Enable the ECC block The ECC Buffer Mask determines which fields are corrected.

## Typedefs

- typedef struct `_apbh_dma_t` `apbh_dma_t`
- typedef struct `_apbh_dma_gpmi1_t` `apbh_dma_gpmi1_t`
- typedef struct `_apbh_dma_gpmi3_t` `apbh_dma_gpmi3_t`
- typedef struct `_apbh_dma_gpmi5_t` `apbh_dma_gpmi5_t`
- typedef struct `_dma_blk_erase_t` `dma_blk_erase_t`
- typedef struct `_dma_programEcc_t` `dma_programEcc_t`
- typedef struct `_dma_programRaw_t` `dma_programRaw_t`
- typedef struct `_dma_readEcc_device_t` `dma_readEcc_device_t`
- typedef struct `_dma_readRaw_device_t` `dma_readRaw_device_t`
- typedef struct `_NAND_dma_read_status_device_t` `dma_read_status_t`
- typedef struct `_dma_reset_device_t` `dma_reset_device_t`
- typedef struct `_dma_read_id_device_t` `dma_read_id_device_t`
- typedef struct `_chipio_t` `chipio`

## Functions

- void `create_blockErase_descriptor` (`dma_blk_erase_t` \*superStruct, unsigned page)
- void `create_readEcc_descriptor` (`dma_readEcc_device_t` \*superStruct, unsigned page, void \*ret\_data)
- void `create_readRaw_descriptor` (`dma_readRaw_device_t` \*superStruct, uint32\_t data\_size, unsigned page, void \*ret\_data)
- void `create_writeEcc_descriptor` (`dma_programEcc_t` \*superStruct, unsigned page, void \*write\_data, uint32\_t data\_size)

- void `create_writeRaw_descriptor` (`dma_programRaw_t` \*superStruct, unsigned page, void \*write\_data, uint32\_t data\_size)
- void `create_readStatus2_descriptor` (`dma_read_status_t` \*superStruct, uint8\_t \*memory\_status, unsigned page)
- void `create_readStatus_descriptor` (`dma_read_status_t` \*superStruct, uint8\_t \*memory\_status)
- void `create_readId_descriptor` (`dma_read_id_device_t` \*superStruct, uint8\_t \*ret\_raw\_id)
- void `create_reset_descriptor` (`dma_reset_device_t` \*superStruct)
- int `nand_init` (`chipio` \*cio)
- int `run_dma` (`apbh_dma_t` \*dma, `chipio` \*chipio, uint8\_t wait\_flag, uint32\_t phy\_addr)
- bool `is_dma_active` (`chipio` \*chipio)
- int `nand_wait_busy` (`chipio` \*cio, uint32\_t time\_out, uint8\_t chip\_select)
- void `device_to_nfc` (uint8\_t \*parsed\_data, uint8\_t \*raw\_data)
- void `nfc_to_device` (uint8\_t \*device\_data, uint8\_t \*nfc\_data, uint8\_t ecc\_size)

## Internal NFC error codes

- #define `NAND_EOK` 0x55AA
- #define `NAND_EIO` 0x3
- #define `NAND_DMA_EIO` 0x33

## Internal DMA flags - intended for run\_dma method

- #define `NAND_DMA_GPMI_TRANS` 0x1
- #define `NAND_DMA_BCH_TRANS` 0x2

## Address size description

- #define `NAND_COLUMN_ADDRESS_CYCLES` 2
- #define `NAND_ROW_ADDRESS_CYCLES` 3
- #define `NAND_ADDRESS_CYCLES` (NAND\_COLUMN\_ADDRESS\_CYCLES + NAND\_ROW\_ADDRESS\_CYCLES)

## Row and Column manipulation macros

- #define `NAND_ADDR_COL1`(addr) ((addr) & 0xff)
- #define `NAND_ADDR_COL2`(addr) (((addr) & 0x1f00) >> 8)
- #define `NAND_ADDR_ROW1`(page) ((page) & 0xff)
- #define `NAND_ADDR_ROW2`(page) (((page) & 0xff00) >> 8)
- #define `NAND_ADDR_ROW3`(page) (((page) & 0x70000) >> 16)

## Reset command description

- #define `NANDCMD_RESET` 0xFF
- #define `NANDCMD_RESET_SIZE` 1

## Status command description

- #define NANDCMD\_READ\_STATUS\_SIZE 1
- #define NANDCMD\_READ\_STATUS 0x70
- #define NANDCMD\_READ\_STATUS\_ENHANCED 0x78

## Read Id command description - read device followed by one address cycle to specify read ID type

- #define NANDCMD\_READ\_ID 0x90
- #define NANDCMD\_READ\_ID\_TYPE 0x00
- #define NANDCMD\_READ\_ID\_SIZE 2  
*Number of commands sent for a NAND Device Read ID.*
- #define NANDCMD\_READ\_ID\_RESULT\_SIZE 5  
*Size in bytes of a Read ID command result.*

## Block erase command description

- #define NANDCMD\_BLOCK\_ERASE 0x60
- #define NANDCMD\_BLOCK\_ERASE\_CONFIRM 0xD0

## Read command description

- #define NANDCMD\_READ 0x00
- #define NANDCMD\_READ\_CONFIRM 0x30

## Program command description

- #define NANDCMD\_PAGE\_PROGRAM 0x80
- #define NANDCMD\_PAGE\_PROGRAM\_CONFIRM 0x10
- #define NANDCMD\_PAGE\_CACHE\_PROG\_CFRM 0x15

### 7.3.1 Detailed Description

This chapter describes the NAND controller.

## 7.3.2 Macro Definition Documentation

### 7.3.2.0.1 #define NAND\_DMA\_WAIT4RDY\_CMD

**Value:**

```
(IMX_APBH_CHn_CMD_CMDWORDS(1) | \
  IMX_APBH_CHn_CMD_HALTONTERMINATE(1) | \
  IMX_APBH_CHn_CMD_WAIT4ENDCMD(1) | \
  IMX_APBH_CHn_CMD_NANDWAIT4READY(1) | \
  IMX_APBH_CHn_CMD_NANDLOCK(0) | \
  IMX_APBH_CHn_CMD_CHAIN(1) | \
  BV_FLD(APBH_CHn_CMD, COMMAND, NO_DMA_XFER))
```

APBH DMA Macro for Wait4Ready command.

Macro/Defines used to create a DMA command word in the chain. Transfer one Word to PIO. Wait for DMA to complete before starting next DMA descriptor in chain. Wait for Ready before starting next DMA descriptor in chain. Don't lock the nand while waiting for Ready to go high. Another descriptor follows this one in the chain. This DMA has no transfer.

Definition at line 55 of file dma\_descriptor.h.

### 7.3.2.0.2 #define NAND\_DMA\_WAIT4RDY\_PIO( u32ChipSelect )

**Value:**

```
(BV_FLD(GPMI_CTRL0, COMMAND_MODE, WAIT_FOR_READY) | \
  IMX_GPMI_CTRL0_WORD_LENGTH(IMX_GPMI_CTRL0_WORD_LENGTH_BV_8_BIT) | \
  BV_FLD(GPMI_CTRL0, ADDRESS, NAND_DATA) | \
  IMX_GPMI_CTRL0_CS(u32ChipSelect))
```

GPMI PIO DMA Macro for Wait4Ready command.

Wait for Ready before sending IRQ interrupt. Use 8 bit word length (doesn't really matter since no transfer). Watch u32ChipSelect.

Definition at line 71 of file dma\_descriptor.h.

## 7.3.3 Typedef Documentation

### 7.3.3.0.1 typedef struct \_apbh\_dma\_gpmi1\_t apbh\_dma\_gpmi1\_t

Define the APBH DMA structure with 1 GPMI Parameter word writes.

### 7.3.3.0.2 typedef struct \_apbh\_dma\_gpmi3\_t apbh\_dma\_gpmi3\_t

Define the APBH DMA structure with 3 GPMI Parameter word writes.

### 7.3.3.0.3 **typedef struct \_apbh\_dma\_gpmi5\_t apbh\_dma\_gpmi5\_t**

Define the APBH DMA structure with 5 GPMI Parameter word writes.

### 7.3.3.0.4 **typedef struct \_apbh\_dma\_t apbh\_dma\_t**

Define the APBH DMA structure without GPMI transfers.

### 7.3.3.0.5 **typedef struct \_chipio\_t chipio**

Low level driver structure

### 7.3.3.0.6 **typedef struct \_dma\_blk\_erase\_t dma\_blk\_erase\_t**

DMA chain structure for device erase block.

### 7.3.3.0.7 **typedef struct \_dma\_programEcc\_t dma\_programEcc\_t**

DMA chain structure for NAND Program.

### 7.3.3.0.8 **typedef struct \_dma\_programRaw\_t dma\_programRaw\_t**

DMA chain structure for NAND Program.

### 7.3.3.0.9 **typedef struct \_dma\_read\_id\_device\_t dma\_read\_id\_device\_t**

DMA chain structure for Read ID

### 7.3.3.0.10 **typedef struct \_NAND\_dma\_read\_status\_device\_t dma\_read\_status\_t**

DMA chain structure for Read Status.

### 7.3.3.0.11 **typedef struct \_dma\_readEcc\_device\_t dma\_readEcc\_device\_t**

DMA chain structure for Raw Read Page

### 7.3.3.0.12 **typedef struct \_dma\_readRaw\_device\_t dma\_readRaw\_device\_t**

DMA chain structure for Raw Read Page

### 7.3.3.0.13 **typedef struct \_dma\_reset\_device\_t dma\_reset\_device\_t**

DMA chain structure for Reset Device

## 7.3.4 Function Documentation

### 7.3.4.0.1 **void create\_blockErase\_descriptor ( dma\_blk\_erase\_t \* *superStruct*, unsigned *page* )**

Creates block erase descriptor.



**Parameters**

<i>superStruct</i>	Block erase descriptor.
<i>page</i>	Page number.

Definition at line 55 of file chipio.c.

#### 7.3.4.0.2 void create\_readEcc\_descriptor ( dma\_readEcc\_device\_t \* *superStruct*, unsigned *page*, void \* *ret\_data* )

Creates read ECC descriptor (read data using BCH peripheral).

**Parameters**

<i>superStruct</i>	Read ECC descriptor.
<i>page</i>	Page number.
<i>ret_data</i>	Pointer to read data buffer.

Definition at line 113 of file chipio.c.

#### 7.3.4.0.3 void create\_readId\_descriptor ( dma\_read\_id\_device\_t \* *superStruct*, uint8\_t \* *ret\_raw\_id* )

Creates read identification descriptor.

**Parameters**

<i>superStruct</i>	Read identification descriptor.
<i>ret_raw_id</i>	Raw identification value.

Definition at line 567 of file chipio.c.

#### 7.3.4.0.4 void create\_readRaw\_descriptor ( dma\_readRaw\_device\_t \* *superStruct*, uint32\_t *data\_size*, unsigned *page*, void \* *ret\_data* )

Creates read raw data descriptor (reads whole page (if there is ECC, reads it also))

**Parameters**

<i>superStruct</i>	Read raw data descriptor.
<i>data_size</i>	Size of data to read.
<i>page</i>	Page number.
<i>ret_data</i>	Pointer to read data buffer.

Definition at line 222 of file chipio.c.

#### 7.3.4.0.5 void create\_readStatus2\_descriptor ( dma\_read\_status\_t \* *superStruct*, uint8\_t \* *memory\_status*, unsigned *page* )

Creates read status (enhanced).

##### Parameters

<i>superStruct</i>	Read status descriptor (enhanced).
<i>memory_status</i>	Memory status.
<i>page</i>	Page number.

Definition at line 460 of file chipio.c.

#### 7.3.4.0.6 void create\_readStatus\_descriptor ( dma\_read\_status\_t \* *superStruct*, uint8\_t \* *memory\_status* )

Creates read status descriptor.

##### Parameters

<i>superStruct</i>	Read status descriptor.
<i>memory_status</i>	Memory status value.

Definition at line 515 of file chipio.c.

#### 7.3.4.0.7 void create\_reset\_descriptor ( dma\_reset\_device\_t \* *superStruct* )

Creates reset descriptor.

##### Parameters

<i>superStruct</i>	Reset descriptor.
--------------------	-------------------

Definition at line 619 of file chipio.c.

#### 7.3.4.0.8 void create\_writeEcc\_descriptor ( dma\_programEcc\_t \* *superStruct*, unsigned *page*, void \* *write\_data*, uint32\_t *data\_size* )

Creates write ECC descriptor (write data using BCH peripheral)

##### Parameters

<i>superStruct</i>	Write ECC descriptor.
<i>page</i>	Page number.
<i>write_data</i>	Pointer to write data buffer.
<i>data_size</i>	Size of data to write.

Definition at line 300 of file chipio.c.

#### 7.3.4.0.9 void create\_writeRaw\_descriptor ( dma\_programRaw\_t \* superStruct, unsigned page, void \* write\_data, uint32\_t data\_size )

Creates write data descriptor (raw -> without BCH).

##### Parameters

<i>superStruct</i>	Write raw data descriptor.
<i>page</i>	Page number.
<i>write_data</i>	Pointer to data buffer.
<i>data_size</i>	Data size.

Definition at line 391 of file chipio.c.

#### 7.3.4.0.10 void device\_to\_nfc ( uint8\_t \* parsed\_data, uint8\_t \* raw\_data )

Transforms page representation from device (Nand memory layout) to processor.

##### Parameters

<i>parsed_data</i>	Nfc data representation.
<i>raw_data</i>	Data from NAND memory.

Definition at line 829 of file chipio.c.

#### 7.3.4.0.11 bool is\_dma\_active ( chipio \* chipio )

Checks if previous DMA transaction was OK.

##### Parameters

<i>chipio</i>	Low level driver handle.
---------------	--------------------------

##### Returns

Status of the DMA.

Definition at line 782 of file chipio.c.

#### 7.3.4.0.12 int nand\_init ( chipio \* cio )

NAND controller peripherals (GPMI, BCH, APBH-DMA) initialization.

##### Parameters

<i>cio</i>	Low level driver handle.
------------	--------------------------

**Returns**

EOK always.

Definition at line 675 of file chipio.c.

**7.3.4.0.13 int nand\_wait\_busy ( chipio \* *cio*, uint32\_t *time\_out*, uint8\_t *chip\_select* )**

Waits to receive NAND ready busy signal.

**Parameters**

<i>cio</i>	Low level driver handle.
<i>time_out</i>	Requested time out value.
<i>chip_select</i>	Chip-select number.

**Return values**

0	If device is not busy.
-1	If error.

Definition at line 809 of file chipio.c.

**7.3.4.0.14 void nfc\_to\_device ( uint8\_t \* *device\_data*, uint8\_t \* *nfc\_data*, uint8\_t *ecc\_size* )**

Transforms page representation in processor to device (NAND memory layout).

**Parameters**

<i>device_data</i>	Data to be written to NAND memory.
<i>nfc_data</i>	Data to parse.
<i>ecc_size</i>	Size of ECC in bytes t*GF/8, intended only for RAW writes to device. For BCH writes use 0 always.

Definition at line 861 of file chipio.c.

**7.3.4.0.15 int run\_dma ( apbh\_dma\_t \* *dma*, chipio \* *chipio*, uint8\_t *wait\_flag*, uint32\_t *phy\_addr* )**

Starts requested DMA transfer to GPML.

**Parameters**

<i>dma</i>	DMA transfer configuration.
<i>chipio</i>	Low level driver handle.
<i>wait_flag</i>	Wait flag value.
<i>phy_addr</i>	Physical address of the dma chain.

**Returns**

Execution status (NAND\_XXX error code).

Definition at line 730 of file chipio.c.

## 7.3.5 DMA

This section describes the DMA API of the NAND controller.

### Functions

- int `apbh_intr_wait` (`chipio *chipio`)
- void \* `apbhint_thread` (void \*arg)
- void `apbh_init` (`chipio *chipio`)
- void `apbh_init_dma_channel` (`chipio *chipio`)

#### 7.3.5.1 Detailed Description

This section describes the DMA API of the NAND controller.

#### 7.3.5.2 Function Documentation

##### 7.3.5.2.1 void `apbh_init` ( `chipio * chipio` )

DMA global initialization.

###### Parameters

<code>chipio</code>	Low level driver handle.
---------------------	--------------------------

Definition at line 97 of file `apbh_dma.c`.

##### 7.3.5.2.2 void `apbh_init_dma_channel` ( `chipio * chipio` )

DMA channel initialization.

###### Parameters

<code>chipio</code>	Low level driver handle.
---------------------	--------------------------

Definition at line 118 of file `apbh_dma.c`.

##### 7.3.5.2.3 int `apbh_intr_wait` ( `chipio * chipio` )

Conditional wait for interrupt occurrence.

###### Parameters

<code>chipio</code>	Low level driver handle.
---------------------	--------------------------

**Returns**

NULL always.

Definition at line 47 of file apbh\_dma.c.

**7.3.5.2.4 void \* apbhint\_thread ( void \* arg )**

APBH interrupt thread.

**Parameters**

<i>arg</i>	Low level driver handle.
------------	--------------------------

Definition at line 64 of file apbh\_dma.c.

## 7.3.6 ECC

This section describes the ECC API of the NAND controller.

### Macros

- #define `BCH_SUBBLOCK_SIZE` 1024  
*BCH sub block size in bytes.*
- #define `BCH_ECC_SIZE` 42  
*BCH ECC size in bytes.*

### Functions

- int `bch_intr_wait` (`chipio *chipio`)
- void \* `bchint_thread` (void \*arg)
- void `bch_init` (`chipio *chipio`)
- void `bch_set_layout` (`chipio *chipio`)
- void `bch_set_erase_threshold` (`chipio *chipio`, uint8\_t threshold)
- uint32\_t `bch_get_ecc_status` (`chipio *chipio`)

#### 7.3.6.1 Detailed Description

This section describes the ECC API of the NAND controller.

#### 7.3.6.2 Function Documentation

##### 7.3.6.2.1 uint32\_t bch\_get\_ecc\_status ( chipio \* chipio )

###### Parameters

<code>chipio</code>	Low level driver handle.
---------------------	--------------------------

###### Returns

BCH status register value.

Definition at line 176 of file `bch_ecc.c`.

##### 7.3.6.2.2 void bch\_init ( chipio \* chipio )

BCH peripheral initialization routine.

###### Parameters

<code>chipio</code>	Low level driver handle.
---------------------	--------------------------



Definition at line 106 of file bch\_ecc.c.

### 7.3.6.2.3 int bch\_intr\_wait ( chipio \* *chipio* )

Conditional wait for interrupt occurrence.

#### Parameters

<i>chipio</i>	Low level driver handle.
---------------	--------------------------

#### Returns

NULL always.

Definition at line 56 of file bch\_ecc.c.

### 7.3.6.2.4 void bch\_set\_erase\_threshold ( chipio \* *chipio*, uint8\_t *threshold* )

Sets the BCH erase threshold value.

#### Parameters

<i>chipio</i>	Low level driver handle.
<i>threshold</i>	Threshold value.

Definition at line 164 of file bch\_ecc.c.

### 7.3.6.2.5 void bch\_set\_layout ( chipio \* *chipio* )

Sets device parameters for BCH engine. (memory layout, sub-block size, ecc size, etc...).

#### Parameters

<i>chipio</i>	Low level driver handle.
---------------	--------------------------

Definition at line 135 of file bch\_ecc.c.

### 7.3.6.2.6 void \* bchint\_thread ( void \* *arg* )

BCH interrupt thread.

#### Parameters

<i>arg</i>	Low level driver handle.
------------	--------------------------

Definition at line 73 of file bch\_ecc.c.

## 7.3.7 PIO

This section describes the PIO API of the NAND controller.

### Functions

- void [gpmi\\_soft\\_reset](#) ([chipio](#) \*[chipio](#))
- void [gpmi\\_set\\_busy\\_timeout](#) ([chipio](#) \*[chipio](#), uint16\_t [busy\\_timeout](#))

#### 7.3.7.1 Detailed Description

This section describes the PIO API of the NAND controller.

#### 7.3.7.2 Function Documentation

##### 7.3.7.2.1 void [gpmi\\_set\\_busy\\_timeout](#) ( [chipio](#) \* *chipio*, uint16\_t *busy\_timeout* )

Sets busy time out for GPMI transfers.

#### Parameters

<i>chipio</i>	Low level driver handle.
<i>busy_timeout</i>	Time out value.

Definition at line 84 of file [gpmi\\_pio.c](#).

##### 7.3.7.2.2 void [gpmi\\_soft\\_reset](#) ( [chipio](#) \* *chipio* )

GPMI software reset.

#### Parameters

<i>chipio</i>	Low level driver handle.
---------------	--------------------------

Definition at line 42 of file [gpmi\\_pio.c](#).

## Chapter 8

# FFS3 low level driver (devf-qspi-imx)

This driver implements low level layer for [FFS3](#). The FFS3 file system drivers implement a POSIX-like file system on NOR flash memory devices. The FFS3 driver does not configure clock sources and does not configure QSPI pins directly. These are configured in BSP startup code. The flash file system allows creating/erasing/formatting partitions using [flashctl](#) utility.

## Modules

- [Flash Controller](#)  
*This part describes the flash controller API support.*
- [Commands](#)  
*This part describes the commands API support.*

## Macros

- `#define CLOCK\_RATE 240000000`  
*Peripheral input clock - see startup for details.*
- `#define SIO3\_MUX\_PHYS\_ADDR 0x30330040`  
*SW\_MUX\_CTL\_PAD\_EPDC\_DATA03.*
- `#define SIO3\_PAD\_PHYS\_ADDR 0x303302B0`  
*SW\_PAD\_CTL\_PAD\_EPDC\_DATA03.*
- `#define PAGE\_SIZE 256`  
*Page size in Bytes.*
- `#define SECTOR\_SIZE 256`  
*Number of pages in one sector.*
- `#define TOTAL\_SIZE 1024`  
*Number of sectors.*
- `#define DIE\_NUMBER 1`  
*Number of die in connected memory/memories.*
- `#define ADDR\_MODE\_4BYTE 32`  
*32 bit address*
- `#define SCLK\_FREQ (CLOCK\_RATE / 4)`

- *Peripheral input clock / QSPI in-build divider.*
- #define `DEVICE_ID` 0x20  
*Memory type.*
- #define `MAN_ID` 0xC2  
*Manufacturer identification.*
- #define `PWR2_SIZE_UNIT` 16  
*64kB erase sector size (fs unit size)*

## Functions

- `int32_t f3s_qspi_open` (`f3s_socket_t *socket`, `uint32_t flags`)
- `uint8_t * f3s_qspi_page` (`f3s_socket_t *socket`, `uint32_t page`, `uint32_t offset`, `int32_t *size`)
- `int32_t f3s_qspi_read` (`f3s_dbase_t *dbase`, `f3s_access_t *access`, `uint32_t flags`, `uint32_t text_offset`, `int32_t buffer_size`, `uint8_t *buffer`)
- `int32_t f3s_qspi_status` (`f3s_socket_t *socket`, `uint32_t flags`)
- `void f3s_qspi_close` (`f3s_socket_t *socket`, `uint32_t flags`)
- `void f3s_qspi_reset` (`f3s_dbase_t *dbase`, `f3s_access_t *access`, `uint32_t flags`, `uint32_t offset`)
- `int32_t f3s_qspi_ident` (`f3s_dbase_t *dbase`, `f3s_access_t *access`, `uint32_t flags`, `uint32_t offset`)
- `int32_t f3s_qspi_write` (`f3s_dbase_t *dbase`, `f3s_access_t *access`, `uint32_t flags`, `uint32_t offset`, `int32_t size`, `uint8_t *buffer`)
- `int f3s_qspi_erase` (`f3s_dbase_t *dbase`, `f3s_access_t *access`, `uint32_t flags`, `uint32_t offset`)
- `int32_t f3s_qspi_sync` (`f3s_dbase_t *dbase`, `f3s_access_t *access`, `uint32_t flags`, `uint32_t text_offset`)
- `int main` (`int argc`, `char **argv`)

## 8.1 Detailed Description

This driver implements low level layer for FFS3. The FFS3 file system drivers implement a POSIX-like file system on NOR flash memory devices. The FFS3 driver does not configure clock sources and does not configure QSPI pins directly. These are configured in BSP startup code. The flash file system allows creating/erasing/formatting partitions using `flashctl` utility.

The FFS3 driver supports various command line options documented in `src/hardware/flash/mtd-flash/usagev3.use` file. Content of this file is also accessible in running QNX system by executing `use` command.

```
use devf-qspi-imx
```

FFS3 file system can be manually loaded by executing command below (for additional parameters please see `use` file options). After driver start `dev/fs0` and `dev/fs0p0` devices are created.

```
devf-qspi-imx
```

Example of erase, format and mount using `flashctl` utility in verbose mode (`-v` to see erase progress). Please note that erasing the memory will take several minutes. After erasing, formatting and mounting a partition will appear as `/fs0p0`:

```
flashctl -p /dev/fs0p0 -efmv
```

To see mounted partition size use `df` command:

```
df -h
```

## 8.2 Function Documentation

### 8.2.0.0.1 void f3s\_qspi\_close ( f3s\_socket\_t \* socket, uint32\_t flags )

This is the close callout for QSPI serial NOR flash driver.

#### Parameters

<i>socket</i>	Socket Services Info.
<i>flags</i>	Flags.

Definition at line 38 of file f3s\_qspi\_close.c.

### 8.2.0.0.2 int f3s\_qspi\_erase ( f3s\_dbase\_t \* dbase, f3s\_access\_t \* access, uint32\_t flags, uint32\_t offset )

This is the erase callout for QSPI serial NOR flash driver.

#### Parameters

<i>dbase</i>	Flash Services Database.
<i>access</i>	Access Super Structure.
<i>flags</i>	Flags.
<i>offset</i>	Memory offset.

#### Return values

<i>EOK</i>	Everything is OK.
<i>ERARANGE</i>	The offset is out of bounds.
<i>EIO</i>	Previous erase fail.

Definition at line 46 of file f3s\_qspi\_erase.c.

### 8.2.0.0.3 int f3s\_qspi\_ident ( f3s\_dbase\_t \* dbase, f3s\_access\_t \* access, uint32\_t flags, uint32\_t offset )

This is the ident callout for QSPI serial NOR flash driver.

#### Parameters

<i>dbase</i>	Flash Services Database.
<i>access</i>	Access Super Structure.
<i>flags</i>	Flags.
<i>offset</i>	Memory offset.

#### Return values

<i>EOK</i>	Device detection was successful.
------------	----------------------------------

**Return values**

<i>ENOENT</i>	Device detection fail.
---------------	------------------------

Definition at line 72 of file f3s\_qspi\_ident.c.

**8.2.0.0.4 int32\_t f3s\_qspi\_open ( f3s\_socket\_t \* socket, uint32\_t flags )**

This is the open callout for the QSPI serial NOR flash driver.

**Parameters**

<i>socket</i>	Socket Services Info.
<i>flags</i>	Flags.

**Return values**

<i>EOK</i>	Everything is fine.
<i>EAGAIN</i>	Otherwise.

Definition at line 42 of file f3s\_qspi\_open.c.

**8.2.0.0.5 uint8\_t \* f3s\_qspi\_page ( f3s\_socket\_t \* socket, uint32\_t flags, uint32\_t offset, int32\_t \* size )**

This is the page callout for QSPI serial NOR flash driver.

**Parameters**

<i>socket</i>	Socket Services Info.
<i>flags</i>	Flags.
<i>offset</i>	Memory offset.
<i>size</i>	Size of data.

**Return values**

<i>~NULL</i>	every time the offset is within bounds.
<i>NULL</i>	otherwise.

Definition at line 42 of file f3s\_qspi\_page.c.

**8.2.0.0.6 int32\_t f3s\_qspi\_read ( f3s\_dbase\_t \* dbase, f3s\_access\_t \* access, uint32\_t flags, uint32\_t text\_offset, int32\_t buffer\_size, uint8\_t \* buffer )**

This is the read callout for QSPI serial NOR flash driver.

**Parameters**

<i>dbase</i>	Flash Services Database.
<i>access</i>	Access Super Structure
<i>flags</i>	Flags.
<i>text_offset</i>	Offset of memory to read data.
<i>buffer_size</i>	Buffer size.
<i>buffer</i>	Pointer to buffer.

**Returns**

Returns number of bytes read or -1 in case of an error.

Definition at line 44 of file f3s\_qspi\_read.c.

### 8.2.0.0.7 void f3s\_qspi\_reset ( f3s\_dbase\_t \* *dbase*, f3s\_access\_t \* *access*, uint32\_t *flags*, uint32\_t *offset* )

This is the reset callout for QSPI serial NOR flash driver.

**Parameters**

<i>dbase</i>	Flash Services Database.
<i>access</i>	Access Super Structure.
<i>flags</i>	Flags.
<i>offset</i>	memory offset

Definition at line 39 of file f3s\_qspi\_reset.c.

### 8.2.0.0.8 int32\_t f3s\_qspi\_status ( f3s\_socket\_t \* *socket*, uint32\_t *flags* )

This is the status callout for QSPI serial NOR flash driver.

**Parameters**

<i>socket</i>	Socket Services Info.
<i>flags</i>	Flags.

**Returns**

EOK always.

Definition at line 39 of file f3s\_qspi\_status.c.

### 8.2.0.0.9 int32\_t f3s\_qspi\_sync ( f3s\_dbase\_t \* *dbase*, f3s\_access\_t \* *access*, uint32\_t *flags*, uint32\_t *text\_offset* )

This is the sync callout for QSPI serial NOR flash driver. Called together with erase function to check erase progress.

**Parameters**

<i>dbase</i>	Flash Services Database.
<i>access</i>	Access Super Structure.
<i>flags</i>	Flags.
<i>text_offset</i>	Memory offset.

**Return values**

<i>EOK</i>	Everything is fine. Memory is ready.
<i>ERANGE</i>	Offset out of bounds.
<i>EIO</i>	This return code currently not supported.
<i>EAGAIN</i>	WIP flag is set. Erase still in progress.

Definition at line 47 of file f3s\_qspi\_sync.c.

### 8.2.0.0.10 `int32_t f3s_qspi_write ( f3s_dbase_t * dbase, f3s_access_t * access, uint32_t flags, uint32_t offset, int32_t size, uint8_t * buffer )`

This is the write callout for QSPI serial NOR flash driver.

**Parameters**

<i>dbase</i>	Flash Services Database.
<i>access</i>	Access Super Structure.
<i>flags</i>	Flags.
<i>offset</i>	Offset where to write data.
<i>size</i>	Size of data.
<i>buffer</i>	Buffer to write to memory.

**Returns**

Size of written data if everything is fine. EIO otherwise.

Definition at line 44 of file f3s\_qspi\_write.c.

### 8.2.0.0.11 `int main ( int argc, char ** argv )`

This is the main function for the QSPI f3s flash file system.

**Parameters**

<i>argc</i>	Argument count.
<i>argv</i>	Argument vector.

**Returns**

Execution status of main function.



Definition at line 40 of file f3s\_qspi\_main.c.

## 8.3 Flash Controller

This chapter describes the flash controller API support.

### Data Structures

- union [imx\\_qspi\\_lutx\\_t](#)

### Macros

- #define [IMX\\_QSPI\\_AMBA\\_BASE\\_ADDRESS](#) 0x60000000U

### Functions

- int [imx\\_qspi\\_setcfg](#) (int fd)
- void \* [int\\_thread](#) (void \*arg)
- int [imx\\_qspi\\_open](#) (void)
- int [imx\\_qspi\\_close](#) (int fd)
- int [imx\\_qspi\\_lock\\_lut](#) (int fd)
- int [imx\\_qspi\\_unlock\\_lut](#) (int fd)
- [imx\\_qspi\\_lutx\\_t imx\\_qspi\\_create\\_lut\\_record](#) (uint8\_t instr0, uint8\_t pad0, uint8\_t opr0, uint8\_t instr1, uint8\_t pad1, uint8\_t opr1)
- int [imx\\_qspi\\_write\\_lut](#) (int fd, uint8\_t index, [imx\\_qspi\\_lutx\\_t](#) \*lutcmd0, [imx\\_qspi\\_lutx\\_t](#) \*lutcmd1, [imx\\_qspi\\_lutx\\_t](#) \*lutcmd2, [imx\\_qspi\\_lutx\\_t](#) \*lutcmd3)
- int [qspi\\_intr\\_wait](#) ([imx\\_qspi\\_t](#) \*dev)
- int [imx\\_qspi\\_send\\_ip\\_nowait\\_cmd](#) (int fd, uint8\_t lut\_index, uint32\_t data\_size\_override)
- int [imx\\_qspi\\_send\\_ip\\_cmd](#) (int fd, uint8\_t lut\_index, uint32\_t data\_size\_override)
- int [imx\\_qspi\\_clear\\_fifo](#) (const int qspi\_fd, uint32\_t mask)
- int [imx\\_qspi\\_write\\_data](#) (int fd, uint8\_t \*addr, uint32\_t data\_size)
- int [imx\\_qspi\\_read\\_data](#) (int fd, uint8\_t \*buffer, uint32\_t size)

### FIFO parameters

- #define [IMX\\_QSPI\\_FIFO\\_WIDTH](#) 4  
*FIFO width: 4 bytes.*
- #define [IMX\\_QSPI\\_FIFO\\_DEPTH](#) 32  
*FIFO depth: 32 entries.*

## LUT commands

- #define `IMX_QSPI_PAD_1` 0x00  
*Communication on 1 pad only.*
- #define `IMX_QSPI_PAD_4` 0x02  
*Communication on 4 pads.*
- #define `IMX_QSPI_INSTR_CMD` 1  
*FC command.*
- #define `IMX_QSPI_INSTR_ADDR` 2  
*FC address.*
- #define `IMX_QSPI_INSTR_DUMMY` 3  
*FC dummy operation.*
- #define `IMX_QSPI_INSTR_READ` 7  
*FC read.*
- #define `IMX_QSPI_INSTR_WRITE` 8  
*FC write.*
- #define `IMX_QSPI_INSTR_JMP_ON_CS` 9  
*FC jump on cs.*
- #define `IMX_QSPI_INSTR_ADDR_DDR` 10  
*FC ddr address.*
- #define `IMX_QSPI_INSTR_READ_DDR` 14  
*FC ddr read.*
- #define `IMX_QSPI_INSTR_STOP` 0  
*FC stop.*
- #define `IMX_QSPI_LUT_KEY` 0x5AF05AF0U  
*LUT key.*
- #define `IMX_QSPI_LUT_LOCK` 0x1  
*LUT context lock.*
- #define `IMX_QSPI_LUT_UNLOCK` 0x2  
*LUT context unlock.*

## LUT device command indexes

- #define `IMX_QSPI_LUT_CMD_IDX_READ` 0  
*Normal read 24-bit address read.*
- #define `IMX_QSPI_LUT_CMD_IDX_RDIR` 1  
*Read identification.*
- #define `IMX_QSPI_LUT_CMD_IDX_WREN` 2  
*Write enable.*
- #define `IMX_QSPI_LUT_CMD_IDX_SE` 3  
*Sector erase.*
- #define `IMX_QSPI_LUT_CMD_IDX_RDSR` 4  
*Read status register.*
- #define `IMX_QSPI_LUT_CMD_IDX_RDSCUR` 5  
*Read security register.*
- #define `IMX_QSPI_LUT_CMD_IDX_4READ4B` 6  
*4 read 4B*
- #define `IMX_QSPI_LUT_CMD_IDX_4PP4B` 7  
*4 write 4B*
- #define `IMX_QSPI_LUT_CMD_IDX_WRSR` 8

*Write status register (Normal mode)*

- #define `IMX_QSPI_LUT_CMD_IDX_EN4B` 9  
*Enter 4-byte addressing mode.*
- #define `IMX_QSPI_LUT_CMD_IDX_RDCCR` 10  
*Read configuration register.*

### 8.3.1 Detailed Description

This chapter describes the flash controller API support.

### 8.3.2 Macro Definition Documentation

#### 8.3.2.0.1 #define `IMX_QSPI_AMBA_BASE_ADDRESS` 0x60000000U

QSPI external memory mapping

Definition at line 48 of file `imx_fc_qspi.h`.

### 8.3.3 Function Documentation

#### 8.3.3.0.1 `int imx_qspi_clear_fifo ( const int qspi_fd, uint32_t mask )`

Clear either Rx or Tx FIFO or both. Depends on mask parameter.

##### Parameters

<code><i>qspi</i>↔ _fd</code>	File descriptor.
<code><i>mask</i></code>	Mask of the FIFO(s).

##### Returns

EOK always.

Definition at line 444 of file `imx_fc_qspi.c`.

#### 8.3.3.0.2 `int imx_qspi_close ( int fd )`

De-init method of the controller.

##### Parameters

<code><i>fd</i></code>	File descriptor.
------------------------	------------------

**Returns**

EOK always.

Definition at line 254 of file imx\_fc\_qspi.c.

### 8.3.3.0.3 **imx\_qspi\_lutx\_t imx\_qspi\_create\_lut\_record ( uint8\_t *instr0*, uint8\_t *pad0*, uint8\_t *opr0*, uint8\_t *instr1*, uint8\_t *pad1*, uint8\_t *opr1* )**

Creates look-up record. One look-up entry contains up to 4 records. See imx\_qspi\_write\_lut for details.

**Parameters**

<i>instr0</i>	Controller command.
<i>pad0</i>	Number of pins used for communication.
<i>opr0</i>	Device command, data size, etc.
<i>instr1</i>	Controller command.
<i>pad1</i>	Number of pins used for communication.
<i>opr1</i>	Device command, data size, etc.

**Returns**

created record

Definition at line 312 of file imx\_fc\_qspi.c.

### 8.3.3.0.4 **int imx\_qspi\_lock\_lut ( int *fd* )**

Locks look-up table content.

**Parameters**

<i>fd</i>	File descriptor.
-----------	------------------

**Returns**

EOK always.

Definition at line 273 of file imx\_fc\_qspi.c.

### 8.3.3.0.5 **int imx\_qspi\_open ( void )**

First part of controller initialization

**Returns**

file descriptor

Definition at line 192 of file imx\_fc\_qspi.c.

### 8.3.3.0.6 **int imx\_qspi\_read\_data ( int *fd*, uint8\_t \* *buffer*, uint32\_t *size* )**

Reads data from QSPI Rx FIFO.

**Parameters**

<i>fd</i>	File descriptor.
<i>buffer</i>	Pointer where to copy Rx data.
<i>size</i>	Expected amount of data.

**Returns**

Read data size.

Definition at line 510 of file imx\_fc\_qspi.c.

### 8.3.3.0.7 **int imx\_qspi\_send\_ip\_cmd ( int *fd*, uint8\_t *lut\_index*, uint32\_t *data\_size\_override* )**

Sends command to connected device. Intended for Tx operations. This method waits for command completion.

**Parameters**

<i>fd</i>	File descriptor.
<i>lut_index</i>	Look-up table index.
<i>data_size_override</i>	Optional parameter that will override default value of data size in LUT.

**Returns**

EOK always

Definition at line 419 of file imx\_fc\_qspi.c.

### 8.3.3.0.8 **int imx\_qspi\_send\_ip\_nowait\_cmd ( int *fd*, uint8\_t *lut\_index*, uint32\_t *data\_size\_override* )**

Sends command to connected device. Intended for Rx operations. This method does not wait for command completion. Expected that additional code wait for Rx FIFO flag.

**Parameters**

<i>fd</i>	File descriptor.
<i>lut_index</i>	Look-up table index.
<i>data_size_override</i>	Optional parameter that will override default value of data size in LUT.

**Returns**

EOK always.

Definition at line 397 of file imx\_fc\_qspi.c.

### 8.3.3.0.9 **int imx\_qspi\_setcfg ( int *fd* )**

Second part of controller initialization

**Parameters**

<i>fd</i>	file descriptor
-----------	-----------------

**Returns**

EOK always

Definition at line 51 of file imx\_fc\_qspi.c.

**8.3.3.0.10 int imx\_qspi\_unlock\_lut ( int *fd* )**

Unlocks look-up table content.

**Parameters**

<i>fd</i>	File descriptor.
-----------	------------------

**Returns**

EOK always.

Definition at line 290 of file imx\_fc\_qspi.c.

**8.3.3.0.11 int imx\_qspi\_write\_data ( int *fd*, uint8\_t \* *addr*, uint32\_t *data\_size* )**

Writes data to QSPI Tx FIFO.

**Parameters**

<i>fd</i>	File descriptor.
<i>addr</i>	Address of the write data buffer.
<i>data_size</i>	Size of data to write.

**Returns**

EIO if data size exceed Tx FIFO size, EOK otherwise.

Definition at line 464 of file imx\_fc\_qspi.c.

**8.3.3.0.12 int imx\_qspi\_write\_lut ( int *fd*, uint8\_t *index*, imx\_qspi\_lutx\_t \* *lutcmd0*, imx\_qspi\_lutx\_t \* *lutcmd1*, imx\_qspi\_lutx\_t \* *lutcmd2*, imx\_qspi\_lutx\_t \* *lutcmd3* )**

Creates look-up table entry.

**Parameters**

<i>fd</i>	File descriptor.
<i>index</i>	Index in look-up table.
<i>lutcmd0</i>	Record 0.
<i>lutcmd1</i>	Record 1.
<i>lutcmd2</i>	Record 2.
<i>lutcmd3</i>	Record 3.

**Returns**

EOK always.

Definition at line 339 of file imx\_fc\_qspi.c.

**8.3.3.0.13 void\* int\_thread ( void \* arg )**

This thread is dedicated to handling and managing interrupts

**Parameters**

<i>arg</i>	device handle
------------	---------------

Definition at line 162 of file imx\_fc\_qspi.c.

**8.3.3.0.14 int qspi\_intr\_wait ( imx\_qspi\_t \* dev )**

Waits for interrupt occurrence.

**Parameters**

<i>dev</i>	Device handle.
------------	----------------

**Returns**

NULL always.

Definition at line 375 of file imx\_fc\_qspi.c.



## 8.4 Commands

This chapter describes the commands API support.

### Functions

- int `iswriting` (const int qspi\_fd)
- int `read_cfg` (const int qspi\_fd, uint8\_t \*cfg\_reg)
- int `read_erase_status` (const int qspi\_fd)
- int `read_status` (const int qspi\_fd, uint8\_t \*stat\_reg)
- int `write_status` (const int qspi\_fd, uint8\_t \*stat\_reg)
- int `read_ident` (const int qspi\_fd, int \*manufact\_id, int \*device\_id, uint32\_t \*size)
- int `pd_release` (const int qspi\_fd)
- int `sector_erase` (const int qspi\_fd, const int offset)
- int `page_program` (const int qspi\_fd, int offset, int len, uint8\_t \*data)
- int `read_from` (const int qspi\_fd, int offset, int len, uint8\_t \*buffer)

### Device status register definition - MX25L51245G

- #define `DEVICE_SR_WIP` (1 << 0)  
*Write in Progress (WIP) bit.*
- #define `DEVICE_SR_WEL` (1 << 1)  
*Write Enable Latch (WEL) bit.*
- #define `DEVICE_SR_BP0` (1 << 2)  
*Block Protect bit BP0.*
- #define `DEVICE_SR_BP1` (1 << 3)  
*Block Protect bit BP1.*
- #define `DEVICE_SR_BP2` (1 << 4)  
*Block Protect bit BP2.*
- #define `DEVICE_SR_BP3` (1 << 5)  
*Block Protect bit BP3.*
- #define `DEVICE_SR_QE` (1 << 6)  
*4 mode enable bit*
- #define `DEVICE_SR_SRWD` (1 << 7)  
*Status Register Write Disable (SRWD) bit.*

### Flash commands

- #define `FLASH_OPCODE_SE4B` 0xDC  
*(SPI) Erase 64 KB block (Sector erase) 4B*
- #define `FLASH_OPCODE_READ4B` 0x13  
*(SPI) Read data bytes 4B*
- #define `FLASH_OPCODE_4READ4B` 0xEC  
*(QSPI) Read data bytes 4B*
- #define `FLASH_OPCODE_PP4B` 0x12  
*(SPI) Page program 4B*
- #define `FLASH_OPCODE_4PP4B` 0x3E  
*(QSPI) Page program 4B*

- #define `FLASH_OPCODE_RDID` 0x9F  
(SPI) Read JEDEC ID in normal mode
- #define `FLASH_OPCODE_WREN` 0x06  
(SPI) Write enable
- #define `FLASH_OPCODE_WRSR` 0x01  
(SPI) Write status register
- #define `FLASH_OPCODE_RDSR` 0x05  
(SPI) Read status register
- #define `FLASH_OPCODE_EN4B` 0xB7  
(SPI) Enable 4B
- #define `FLASH_OPCODE_RDSCUR` 0x2B  
(SPI) Read security register

## 8.4.1 Detailed Description

This chapter describes the commands API support.

## 8.4.2 Function Documentation

### 8.4.2.0.1 `int iswriting ( const int qspi_fd )`

Check WIP bit of the status register of memory and returns 0/1.

#### Parameters

in	<i>qspi</i> ↔ <i>_fd</i>	File descriptor.
----	-----------------------------	------------------

#### Return values

1	Writing in progress.
0	Otherwise.

Definition at line 48 of file `qspi_cmds.c`.

### 8.4.2.0.2 `int page_program ( const int qspi_fd, int offset, int len, uint8_t * data )`

Program page at given offset.

#### Parameters

<i>qspi</i> ↔ <i>_fd</i>	File descriptor.
<i>offset</i>	Memory offset.
<i>len</i>	Size of data to write.
<i>data</i>	Pointer to data write buffer.

**Returns**

Size of written data.

Definition at line 210 of file `qspi_cmds.c`.

**8.4.2.0.3 int pd\_release ( const int *qspi\_fd* )**

Do nothing (Originally intended for power down release).

**Parameters**

<i>qspi</i> ↔ <i>_fd</i>	File descriptor.
-----------------------------	------------------

**Returns**

EOK always.

Definition at line 167 of file `qspi_cmds.c`.

**8.4.2.0.4 int read\_cfg ( const int *qspi\_fd*, uint8\_t \* *cfg\_reg* )**

Read configuration register (memory vendor specific).

**Parameters**

in	<i>qspi</i> ↔ <i>_fd</i>	File descriptor.
out	<i>cfg_reg</i>	Configuration register.

**Returns**

EOK always.

Definition at line 67 of file `qspi_cmds.c`.

**8.4.2.0.5 int read\_erase\_status ( const int *qspi\_fd* )**

Read erase status of the memory.

**Parameters**

in	<i>qspi</i> ↔ <i>_fd</i>	File descriptor.
----	-----------------------------	------------------

**Return values**

<i>EOK</i>	If erase succeed.
<i>EIO</i>	If erase failed.

Definition at line 85 of file qspi\_cmds.c.

#### 8.4.2.0.6 int read\_from ( const int *qspi\_fd*, int *offset*, int *len*, uint8\_t \* *buffer* )

Read data from given offset.

##### Parameters

<i>qspi_↔ _fd</i>	File descriptor.
<i>offset</i>	Memory offset.
<i>len</i>	Size of data to read.
<i>buffer</i>	Pointer to data read buffer.

##### Returns

Size of read data.

Definition at line 247 of file qspi\_cmds.c.

#### 8.4.2.0.7 int read\_ident ( const int *qspi\_fd*, int \* *manufact\_id*, int \* *device\_id*, uint32\_t \* *size* )

Reads identification string of the memory device.

##### Parameters

in	<i>qspi_fd</i>	File descriptor.
out	<i>manufact_↔ _id</i>	Manufacturer identification.
out	<i>device_id</i>	Device memory identification.
out	<i>size</i>	Memory size.

##### Returns

EOK always.

Definition at line 144 of file qspi\_cmds.c.

#### 8.4.2.0.8 int read\_status ( const int *qspi\_fd*, uint8\_t \* *stat\_reg* )

Read status register of the memory device.

##### Parameters

in	<i>qspi_fd</i>	File descriptor.
out	<i>stat_reg</i>	Memory status register.

**Returns**

EOK always.

Definition at line 105 of file `qspi_cmds.c`.

**8.4.2.0.9 int sector\_erase ( const int *qspi\_fd*, const int *offset* )**

Erase sector at given offset.

**Parameters**

<i>qspi_</i> <i>_fd</i>	File descriptor.
<i>offset</i>	Memory offset.

**Return values**

<i>EOK</i>	If OK.
<i>-1</i>	If previous erase fail

**See also**

[read\\_erase\\_status\(const int \*qspi\\_fd\*\).](#)

Definition at line 181 of file `qspi_cmds.c`.

**8.4.2.0.10 int write\_status ( const int *qspi\_fd*, uint8\_t \* *stat\_reg* )**

Writes status register of the memory.

**Parameters**

in	<i>qspi_fd</i>	File descriptor.
in	<i>stat_reg</i>	Status register value.

**Returns**

EOK always.

Definition at line 123 of file `qspi_cmds.c`.



## Chapter 9

# I2C - Inter-Integrated Circuit driver (i2c-imx)

This part describes the I2C driver i2c-imx.

## Data Structures

- struct [\\_imx\\_dev](#)

## Typedefs

- typedef struct [\\_imx\\_dev](#) [imx\\_dev\\_t](#)

## Functions

- unsigned int [find\\_best\\_ic](#) (unsigned int i2c\_div)
- int [imx\\_set\\_bus\\_speed](#) (void \*hdl, unsigned int speed, unsigned int \*ospeed)
- void [imx\\_i2c\\_reset](#) ([imx\\_dev\\_t](#) \*dev)
- [i2c\\_status\\_t](#) [imx\\_recvbyte](#) ([imx\\_dev\\_t](#) \*dev, [uint8\\_t](#) \*byte, int nack, int stop)
- [i2c\\_status\\_t](#) [imx\\_sendbyte](#) ([imx\\_dev\\_t](#) \*dev, [uint8\\_t](#) byte)
- [i2c\\_status\\_t](#) [imx\\_sendaddr7](#) ([imx\\_dev\\_t](#) \*dev, unsigned addr, int read, int restart)
- [i2c\\_status\\_t](#) [imx\\_sendaddr10](#) ([imx\\_dev\\_t](#) \*dev, unsigned addr, int read, int restart)
- void [imx\\_fini](#) (void \*hdl)
- int [imx\\_driver\\_info](#) (void \*hdl, [i2c\\_driver\\_info\\_t](#) \*info)
- void \* [imx\\_init](#) (int argc, char \*argv[ ])
- int [i2c\\_master\\_getfuncs](#) ([i2c\\_master\\_funcs\\_t](#) \*funcs, int tabsize)
- int [query\\_hwi\\_device](#) ([imx\\_dev\\_t](#) \*dev, unsigned unit)
- int [imx\\_options](#) ([imx\\_dev\\_t](#) \*dev, int argc, char \*argv[ ])
- int [imx\\_wait\\_bus\\_not\\_busy](#) ([imx\\_dev\\_t](#) \*dev)
- int [imx\\_set\\_slave\\_addr](#) (void \*hdl, unsigned int addr, [i2c\\_addrfmt\\_t](#) fmt)
- int [imx\\_version\\_info](#) ([i2c\\_libversion\\_t](#) \*version)
- [i2c\\_status\\_t](#) [imx\\_recv](#) (void \*hdl, void \*buf, unsigned int len, unsigned int stop)
- [i2c\\_status\\_t](#) [imx\\_send](#) (void \*hdl, void \*buf, unsigned int len, unsigned int stop)
- [uint32\\_t](#) [imx\\_wait\\_status](#) ([imx\\_dev\\_t](#) \*dev)

## 9.1 Detailed Description

This part describes the I2C driver `i2c-imx`. I2C (Inter-Integrated Circuit) is a simple serial protocol that connects multiple devices in a master-slave relationship. More information about I2C support in QNX OS can be found on QNX website - [I2C \(Inter-Integrated Circuit\) Framework](#).

The I2C driver does not configure clock sources and does not configure I2C pins directly. These are configured in BSP startup code.

The I2C driver supports various command line options documented in `src/hardware/i2c/imx/i2c-imx.use` file. Content of this file is also accessible in running QNX system by executing `use` command:

```
# use i2c-imx
```

The I2C driver is loaded by default when system starts. Each I2C peripheral (I2C1,I2C2,..) has own driver instance.

Manually can be loaded by executing commands:

```
# i2c-imx -p 0x30A20000 -i67 -c24000000 --u 1
# i2c-imx -p 0x30A30000 -i68 -c24000000 --u 2
# i2c-imx -p 0x30A40000 -i69 -c24000000 --u 3
# i2c-imx -p 0x30A50000 -i70 -c24000000 --u 4
```

Peripheral physical address, IRQ number and clock source frequency should be passed as parameters to every I2C driver instance.

After loading drivers new devices `/dev/i2cX` are created:

```
# ls /dev/i2c
i2c1 i2c2 i2c3 i2c4
```

## 9.2 Typedef Documentation

### 9.2.0.0.1 typedef struct `_imx_dev` `imx_dev_t`

I2C driver device structure.

## 9.3 Function Documentation

### 9.3.0.0.1 unsigned int `find_best_ic` ( unsigned int `i2c_div` )

Private function. Finds best IC register setting according to required divider value.

#### Parameters

<code>i2c_div</code>	I2C clock divider value.
----------------------	--------------------------



**Returns**

Best value for register field IC or IMX\_DEFAULT\_IC value.

Definition at line 47 of file bus\_speed.c.

**9.3.0.0.2 int i2c\_master\_getfuncs ( i2c\_master\_funcs\_t \* *funcs*, int *tabsize* )**

Used by higher-level code to access the hardware-specific functions.

**Parameters**

<i>funcs</i>	The function table to fill in.
<i>tabsize</i>	The size of the structure that <i>funcs</i> points to, in bytes.

**Returns**

Execution status.

**Return values**

0	Success.
---	----------

Definition at line 42 of file lib.c.

**9.3.0.0.3 int imx\_driver\_info ( void \* *hdl*, i2c\_driver\_info\_t \* *info* )**

Gets I2C driver info.

**Parameters**

<i>hdl</i>	Pointer to I2C driver device structure.
<i>info</i>	Pointer to <i>i2c_driver_info_t</i> structure.

**Returns**

Execution status.

**Return values**

0	Success.
---	----------

Definition at line 42 of file info.c.

**9.3.0.0.4 void imx\_fini ( void \* *hdl* )**

Cleans up driver.

**Parameters**

<i>hdl</i>	Pointer to I2C device structure.
------------	----------------------------------

Definition at line 38 of file fini.c.

**9.3.0.0.5 void imx\_i2c\_reset ( imx\_dev\_t \* dev )**

Private function. Resets I2C peripheral.

**Parameters**

<i>dev</i>	Pointer to I2C driver device structure.
------------	---

Definition at line 38 of file common.c.

**9.3.0.0.6 void \* imx\_init ( int argc, char \* argv[] )**

Initializes I2C driver.

**Parameters**

<i>argc</i>	Command-line arguments count.
<i>argv</i>	Array of command-line arguments.

**Returns**

Pointer to I2C driver device structure or NULL when fails.

Definition at line 41 of file init.c.

**9.3.0.0.7 int imx\_options ( imx\_dev\_t \* dev, int argc, char \* argv[] )**

Parses I2C driver specific options.

**Parameters**

<i>dev</i>	Pointer to I2C driver device structure.
<i>argc</i>	Number of arguments.
<i>argv</i>	Pointer to arguments.

**Returns**

Execution status.

**Return values**

0	Success.
-1	Fail.

Definition at line 71 of file options.c.

### 9.3.0.0.8 `i2c_status_t imx_rcv ( void * hdl, void * buf, unsigned int len, unsigned int stop )`

Receives data from I2C bus.

#### Parameters

<i>hdl</i>	Pointer to I2C driver device structure.
<i>buf</i>	Pointer to data buffer.
<i>len</i>	Data buffer length.
<i>stop</i>	Determines if STOP condition is sent.

#### Returns

Execution status.

#### Return values

<code>I2C_STATUS_DONE</code>	Success.
<code>I2C_STATUS_ERROR</code>	I2C error.
<code>I2C_STATUS_ARBL</code>	I2C arbitration lost error.
<code>I2C_STATUS_NACK</code>	Slave no-acknowledge.

Definition at line 47 of file rcv.c.

### 9.3.0.0.9 `i2c_status_t imx_rcvbyte ( imx_dev_t * dev, uint8_t * byte, int nack, int stop )`

Private function. Receives one byte over I2C bus.

#### Parameters

<i>dev</i>	Pointer to I2C driver device structure.
<i>byte</i>	Pointer to variable where store received byte.
<i>nack</i>	Whether send NACK or not.
<i>stop</i>	Whether send STOP or not.

#### Returns

Execution status.

#### Return values

<code>I2C_STATUS_ERROR</code>	I2C error.
<code>0</code>	Success.

Definition at line 87 of file common.c.

### 9.3.0.0.10 `i2c_status_t imx_send ( void * hdl, void * buf, unsigned int len, unsigned int stop )`

Sends data over I2C bus.

#### Parameters

<i>hdl</i>	Pointer to I2C driver device structure.
<i>buf</i>	Pointer to data buffer.
<i>len</i>	Data buffer length in bytes.
<i>stop</i>	Determines whether STOP condition is sent after data transfer.

#### Returns

Execution status.

#### Return values

<code>I2C_STATUS_DONE</code>	Success.
<code>I2C_STATUS_ERROR</code>	I2C error.
<code>I2C_STATUS_ARBL</code>	I2C arbitration lost error.
<code>I2C_STATUS_NACK</code>	Slave no-acknowledge.

Definition at line 47 of file send.c.

### 9.3.0.0.11 `i2c_status_t imx_sendaddr10 ( imx_dev_t * dev, unsigned int addr, int read, int restart )`

Private function. Sends 10-bit slave address on I2C bus.

#### Parameters

<i>dev</i>	Pointer to I2C driver device structure.
<i>addr</i>	Slave device address.
<i>read</i>	Determines read (IMX_I2C_ADDR_RD) or write (IMX_I2C_ADDR_WR) on I2C bus.
<i>restart</i>	Determines if repeated Start condition is generated.

#### Returns

Execution status.

#### Return values

<code>I2C_STATUS_ERROR</code>	I2C error.
<code>I2C_STATUS_ARBL</code>	I2C arbitration lost error.
<code>I2C_STATUS_NACK</code>	Slave no-acknowledge.
<code>0</code>	Success.

Definition at line 195 of file common.c.

### 9.3.0.0.12 `i2c_status_t imx_sendaddr7 ( imx_dev_t * dev, unsigned addr, int read, int restart )`

Private function. Sends 7-bit slave address on I2C bus.

#### Parameters

<i>dev</i>	Pointer to I2C driver device structure.
<i>addr</i>	Slave device address.
<i>read</i>	Determines read (IMX_I2C_ADDR_RD) or write (IMX_I2C_ADDR_WR) on I2C bus.
<i>restart</i>	Determines if repeated Start condition is generated.

#### Returns

Execution status.

#### Return values

<code>I2C_STATUS_ERROR</code>	I2C error.
<code>I2C_STATUS_ARBL</code>	I2C arbitration lost error.
<code>I2C_STATUS_NACK</code>	Slave no-acknowledge.
<code>0</code>	Success.

Definition at line 170 of file common.c.

### 9.3.0.0.13 `i2c_status_t imx_sendbyte ( imx_dev_t * dev, uint8_t byte )`

Private function. Sends one byte on I2C bus.

#### Parameters

<i>dev</i>	Pointer to I2C driver device structure.
<i>byte</i>	Byte to send.

#### Returns

Execution status.

#### Return values

<code>I2C_STATUS_ERROR</code>	I2C error.
<code>I2C_STATUS_ARBL</code>	I2C arbitration lost error.
<code>I2C_STATUS_NACK</code>	Slave no-acknowledge.
<code>0</code>	Success.

Definition at line 121 of file common.c.

### 9.3.0.0.14 `int imx_set_bus_speed ( void * hdl, unsigned int speed, unsigned int * ospeed )`

Sets i2c bus speed.

#### Parameters

<i>hdl</i>	Pointer to I2C device structure.
<i>speed</i>	Required speed.
<i>ospeed</i>	Pointer to variable where real calculated speed is returned.

#### Returns

Execution status.

#### Return values

-1	Fail.
0	Success.

Definition at line 70 of file bus\_speed.c.

### 9.3.0.0.15 `int imx_set_slave_addr ( void * hdl, unsigned int addr, i2c_addrfmt_t fmt )`

Sets I2C slave address for send() and receive() commands.

#### Parameters

<i>hdl</i>	Pointer to I2C driver device structure.
<i>addr</i>	I2C device slave address.
<i>fmt</i>	I2C device slave address length I2C_ADDRFMT_10BIT or I2C_ADDRFMT_7BIT.

#### Returns

Execution status.

#### Return values

-1	Fail with errno set.
0	Success.

Definition at line 44 of file slave\_addr.c.

### 9.3.0.0.16 `int imx_version_info ( i2c_libversion_t * version )`

Gets I2C library version.

**Parameters**

<i>version</i>	Pointer to <code>i2c_libversion_t</code> structure to fill.
----------------	---

**Returns**

Execution status.

**Return values**

0	Success.
---	----------

Definition at line 45 of file `version.c`.

**9.3.0.0.17 int imx\_wait\_bus\_not\_busy ( imx\_dev\_t \* dev )**

Private function. Waits while I2C bus is in busy state.

**Parameters**

<i>dev</i>	Pointer to I2C driver device structure.
------------	---

**Returns**

Execution status.

**Return values**

0	Success.
-1	Fails on timeout.

Definition at line 42 of file `wait.c`.

**9.3.0.0.18 uint32\_t imx\_wait\_status ( imx\_dev\_t \* dev )**

Private function. Waits on I2C interrupt and then returns I2C Status register content.

**Parameters**

<i>dev</i>	Pointer to I2C driver device structure.
------------	---

**Returns**

I2C Status register value or zero when timeouts.

Definition at line 75 of file `wait.c`.

**9.3.0.0.19 int query\_hwi\_device ( imx\_dev\_t \* dev, unsigned unit )**

Finds I2C device in hwi table.



**Parameters**

<i>dev</i>	Pointer to I2C driver device structure.
<i>unit</i>	I2C unit number.

**Returns**

Execution status.

**Return values**

<i>1</i>	Success.
<i>0</i>	Not found.

Definition at line 43 of file options.c.



## Chapter 10

# SD/eMMC driver (devb-sdmmc-imx)

This part describes the SD/eMMC driver.

## Modules

- [Board specific interface](#)  
*i.MX SD/eMMC board specific interface.*
- [Host controller interface](#)  
*i.MX SD/eMMC host controller interface.*

## 10.1 Detailed Description

This part describes the SD/eMMC driver. *NOTE:* SD, SDIO and eMMC interfaces, including core modules are not documented using Doxygen.

The SD/eMMC driver does not configure clock sources and does not configure SD/eMMC pins directly. These are configured in BSP startup code.

The SD/eMMC driver supports various command line options documented in `src/hardware/devb/sdmmc/devb-sdmmc.use` file. Content of this file is also accessible in running QNX system by executing `use` command:

```
# use devb-sdmmc-imx
```

After driver start `dev/hdx` and `dev/hdxy` devices are commonly created.

- `dev/hdx` is the hard disk `x`. Hard disk - represents each raw disk and may be accessed using POSIX standard api.
- `dev/hdxy` is `hdy` partition on it. QNX supports following partitions .

### SD/eMMC driver integration into QNX sub-system:

#### io-blk:

The `io-blk.so` library provides block I/O support for the `devb-*` driver. Most of the file system shared libraries ride on top of the Block I/O module. The `io-blk.so` module also acts as a resource manager and exports a block-special file for each physical device.

#### cam-disk:

The `cam-disk.so` provides common access methods (CAMs) for hard disk devices.

#### devb-\* options to improve R/W performance:

```
blk noatime,commit=none,delwri=5:5,maxio=256,rapolicy=aggressive,cache=20m
```

For more details please refer [QNX knowledge base on web](#).

## 10.2 Board specific interface

i.MX SD/eMMC board specific interface.

### Data Structures

- struct [\\_imx\\_ext](#)

### Typedefs

- typedef struct [\\_imx\\_ext](#) [imx\\_ext\\_t](#)

### Functions

- int [my\\_getsubopt](#) (char \*\*optionp, char \*const \*tokens, char \*\*valuep)
- int [bs\\_event](#) (sdio\_hc\_t \*hc, sdio\_event\_t \*ev)

#### 10.2.1 Detailed Description

i.MX SD/eMMC board specific interface.

#### 10.2.2 Typedef Documentation

##### 10.2.2.0.1 typedef struct [\\_imx\\_ext](#) [imx\\_ext\\_t](#)

Structure describing board specific configuration

#### 10.2.3 Function Documentation

##### 10.2.3.0.1 int [bs\\_event](#) ( [sdio\\_hc\\_t](#) \* *hc*, [sdio\\_event\\_t](#) \* *ev* )

Board specific event

##### Parameters

<i>hc</i>	Host controller handle
<i>ev</i>	Event

##### Returns

Execution status

Definition at line 519 of file bs.c.

**10.2.3.0.2 int my\_getsubopt ( char \*\* *optionp*, char \*const \* *tokens*, char \*\* *valuep* )**

Use ":" as separator, other than the regular ","

**Parameters**

<i>optionp</i>	Option pointer
<i>tokens</i>	Tokens
<i>valuep</i>	Value pointer

**Return values**

<i>-1</i>	if index out of bounds.
<i>Index</i>	value.

Definition at line 178 of file bs.c.

## 10.3 Host controller interface

i.MX SD/eMMC host controller interface.

### Data Structures

- struct [\\_imx\\_sdhcx\\_adma32\\_t](#)
- struct [\\_imx\\_usdhcx\\_hc](#)

### Typedefs

- typedef struct [\\_imx\\_sdhcx\\_adma32\\_t](#) [imx\\_sdhcx\\_adma32\\_t](#)
- typedef struct [\\_imx\\_usdhcx\\_hc](#) [imx\\_sdhcx\\_hc\\_t](#)

### Functions

- int [imx\\_sdhcx\\_dinit](#) (sdio\_hc\_t \*hc)
- int [imx\\_sdhcx\\_init](#) (sdio\_hc\_t \*hc)

#### 10.3.1 Detailed Description

i.MX SD/eMMC host controller interface.

#### 10.3.2 Typedef Documentation

##### 10.3.2.0.1 typedef struct [\\_imx\\_sdhcx\\_adma32\\_t](#) [imx\\_sdhcx\\_adma32\\_t](#)

32 bit ADMA descriptor definition

##### 10.3.2.0.2 typedef struct [\\_imx\\_usdhcx\\_hc](#) [imx\\_sdhcx\\_hc\\_t](#)

Processor specific structure

#### 10.3.3 Function Documentation

##### 10.3.3.0.1 int [imx\\_sdhcx\\_dinit](#) ( sdio\_hc\_t \* hc )

Host controller de-initialization

##### Parameters

<i>hc</i>	Host controller handle
-----------	------------------------

**Returns**

EOK always

Definition at line 1234 of file imx\_hc.c.

**10.3.3.0.2 int imx\_sdhcx\_init ( sdio\_hc\_t \* hc )**

Host controller initialization

**Parameters**

<i>hc</i>	Host controller handle
-----------	------------------------

**Returns**

Execution status

Definition at line 1285 of file imx\_hc.c.





# Chapter 11

## QNX startup program (startup-imx-sabre)

This part describes an QNX startup program code. Start code is performed during QNX boot sequence. The startup code initializes the hardware, fills the system page with information about the hardware, loads callout routines that the kernel uses for interacting with the hardware, and then loads and starts the microkernel and process manager, procto. More information about QNX start can be found [on QNX website](#).

Generic options for startup program are stored in build file:

```
startup-imx-sabre -m -v -n0 -e -W
```

### Generic options:

#### **-m**

Enable Data-cache/MMU for startup code (it improves QNX boot time).

#### **-n0**

Enable NOR QSPI Flash memory. Initializes QSPI device clock speed and routes pins to NOR Flash memory (QSPI pin signals needs to be interconnected on board).

#### **-n1**

Enable NAND Flash memory (will re-route SAI1 and SD3 signals)

#### **-e**

Enable eMMC memory. Initializes USDHC3 device clock speed and routes pins to the eMMC Flash memory (Please check if eMMC (U10) chip is available/soldered on board).

#### **-W**

Enable watchdog device. If watchdog device is enabled, wdtkick driver must be started in build file (utility for watchdog timer refreshing).



## Chapter 12

# IPL - Initial Program Loader (ipl-imx-sabre)

This part describes an QNX Initial program loader (IPL) code. The initial task of the IPL is to minimally configure the hardware to create an environment that allows the startup program (e.g. startup-bios, startup-ixdp425, etc.), and consequently the Neutrino microkernel, to run. This includes at least the following:

1. Start execution from the reset vector.
2. Configure the memory controller. This may include configuring the chip selects and/or PCI controller.
3. Configure clocks.
4. Set up a stack to allow the IPL library to perform OS verification and setup (download, scan, set up, and jump to the OS image).

More information about QNX Initial Program Loader (IPL) can be can be found [on QNX website](#).



## Chapter 13

# RTC - Real Time Clock

This part describes the RTC application.

## Functions

- int [init\\_mx7rtc](#) (struct chip\_loc \*chip, char \*argv[])
- int [get\\_mx7rtc](#) (struct tm \*tm, int cent\_reg)
- int [set\\_mx7rtc](#) (struct tm \*tm, int cent\_reg)
- int [init\\_net](#) (struct chip\_loc \*chip, char \*argv[])
- int [get\\_net](#) (struct tm \*tm, int cent\_reg)
- int [set\\_net](#) (struct tm \*tm, int cent\_reg)
- char \* [query\\_clock\\_hw](#) (struct chip\_loc \*chip)
- int [load\\_external\\_clock](#) (const char \*given\_name, struct rtc\_desc \*clk)
- int [close\\_external\\_clock](#) (void)
- unsigned [chip\\_read](#) (unsigned off, unsigned size)
- void [chip\\_write](#) (unsigned off, unsigned val, unsigned size)
- int [main](#) (int argc, char \*argv[])

## 13.1 Detailed Description

This part describes the RTC application. RTC application sets or gets date from realtime clock. More information about RTC driver in QNX OS can be found on QNX website - [rtc](#).

This driver version implements i.MX RTC driver as a part of rtc application.

The RTC application supports various command line options documented in `src/utills/r/rtc/rtc.use` file. Content of this file is also accessible in running QNX system by executing `use` command:

```
use rtc
```

The RTC driver is executed by default when system starts thus system time is synchronized with RTC. RTC can be also executed manually:

```
rtc hw
```

When system starts first time (eg. after RTC backup battery replacement) the RTC peripheral is stopped and should be manually synchronized with system time by execution:

```
rtc -s hw
```

## 13.2 Function Documentation

### 13.2.0.0.1 unsigned chip\_read ( unsigned *off*, unsigned *size* )

Reads value stored in register specified by register offset and register size.

#### Parameters

<i>off</i>	Register offset.
<i>size</i>	Register size - 8, 16, 32 bits.

#### Returns

Value read from register.

Definition at line 66 of file qnxrtc.c.

### 13.2.0.0.2 void chip\_write ( unsigned *off*, unsigned *val*, unsigned *size* )

Writes value into a register specified by register offset and register size.

#### Parameters

<i>off</i>	Register offset.
<i>val</i>	Value to write.
<i>size</i>	Register size in bits - 8, 16, 32 bits.

Definition at line 123 of file qnxrtc.c.

### 13.2.0.0.3 int close\_external\_clock ( void )

Closes rtc dynamic library.

#### Returns

Execution status.

#### Return values

-1	Execution failed.
0	Dynamic library closed.

Definition at line 264 of file support.c.

### 13.2.0.0.4 int get\_mx7src ( struct tm \* *tm*, int *cent\_reg* )

Gets i.mx rtc time.

**Parameters**

<i>tm</i>	Pointer to a time structure.
<i>cent_reg</i>	Unused parameter.

**Returns**

Execution status.

**Return values**

0	Success.
---	----------

Definition at line 70 of file clk\_mx7srtc.c.

**13.2.0.0.5 int get\_net ( struct tm \* tm, int cent\_reg )**

Gets network rtc time.

**Parameters**

<i>tm</i>	Pointer to a time structure.
<i>cent_reg</i>	Unused parameter.

**Returns**

Execution status.

**Return values**

-1	Failed.
0	Success.

Definition at line 88 of file clk\_net.c.

**13.2.0.0.6 int init\_mx7srtc ( struct chip\_loc \* chip, char \* argv[] )**

Initializes i.mx rtc.

**Parameters**

<i>chip</i>	Pointer to chip structure.
<i>argv</i>	Command line arguments.

**Returns**

SNVS registers size.

Definition at line 49 of file clk\_mx7srtc.c.

**13.2.0.0.7 int init\_net ( struct chip\_loc \* chip, char \* argv[] )**

Initializes network rtc.

**Parameters**

<i>chip</i>	Pointer to chip structure.
<i>argv</i>	Command line arguments.

**Returns**

Execution status.

**Return values**

0	Success.
-1	Failed.

Definition at line 52 of file clk\_net.c.

**13.2.0.0.8 int load\_external\_clock ( const char \* given\_name, struct rtc\_desc \* clk )**

Loads rtc functions from specified dynamic library.

**Parameters**

<i>given_name</i>	A name of dynamic library.
<i>clk</i>	Pointer to rtc_desc structure.

**Returns**

Execution status.

**Return values**

-1	Execution failed.
0	Dynamic library open failed.
1	Success.

Definition at line 211 of file support.c.

**13.2.0.0.9 int main ( int argc, char \* argv[] )**

Application main function.

**Parameters**

<i>argc</i>	Argument count.
<i>argv</i>	Pointer to argument array.



**Returns**

Execution status.

Definition at line 203 of file qnxrtc.c.

**13.2.0.0.10 char\* query\_clock\_hw ( struct chip\_loc \* chip )**

Gets HW rtc type from environment variable, syspage or hwinfo table.

**Parameters**

<i>chip</i>	Pointer to RTC chip structure.
-------------	--------------------------------

**Returns**

Pointer to a string with RTC name or NULL.

Definition at line 141 of file support.c.

**13.2.0.0.11 int set\_mx7src ( struct tm \* tm, int cent\_reg )**

Sets i.mx rtc time.

**Parameters**

<i>tm</i>	Pointer to a time structure.
<i>cent_reg</i>	Unused parameter.

**Returns**

Execution status.

**Return values**

0	Success.
---	----------

Definition at line 115 of file clk\_mx7src.c.

**13.2.0.0.12 int set\_net ( struct tm \* tm, int cent\_reg )**

Sets network rtc time.

**Parameters**

<i>tm</i>	Pointer to a time structure.
<i>cent_reg</i>	Unused parameter.

**Returns**

Execution status.

**Return values**

-1	Failed.
0	Success.

Definition at line 121 of file clk\_net.c.

## Chapter 14

# CAN - Controller Area Network driver (dev-can-imx)

This part describes the CAN driver.

## Functions

- void `can_tx` (CANDEV\_FLEXCAN \*cdev, canmsg\_t \*txmsg)
- void `can_debug` (CANDEV\_FLEXCAN \*dev)
- void `can_print_mailbox` (CANDEV\_FLEXCAN\_INFO \*devinfo)
- void `can_print_reg` (CANDEV\_FLEXCAN\_INFO \*devinfo)
- void `set_port32` (unsigned port, uint32\_t mask, uint32\_t data)
- const struct sigevent \* `can_intr` (void \*area, int id)
- void `can_drvr_transmit` (CANDEV \*cdev)
- int `can_drvr_devctl` (CANDEV \*cdev, int dcmd, DCMD\_DATA \*data)
- void `can_init_intr` (CANDEV\_FLEXCAN\_INFO \*devinfo, CANDEV\_FLEXCAN\_INIT \*devinit, uint32\_t mdriver\_intr)
- void `can_init_hw` (CANDEV\_FLEXCAN\_INFO \*devinfo, CANDEV\_FLEXCAN\_INIT \*devinit)
- void `device_init` (int argc, char \*argv[])
- void `create_device` (CANDEV\_FLEXCAN\_INIT \*devinit)
- int `main` (int argc, char \*argv[])
- void `mdriver_print_data` (CANDEV\_FLEXCAN\_INFO \*devinfo)
- int `mdriver_init` (CANDEV\_FLEXCAN\_INFO \*devinfo, CANDEV\_FLEXCAN\_INIT \*devinit)
- int `mdriver_find_mbxid` (CANDEV\_FLEXCAN\_INFO \*devinfo, uint32\_t canmid)
- void `mdriver_init_data` (CANDEV\_FLEXCAN\_INFO \*devinfo, CANDEV\_FLEXCAN\_INIT \*devinit)

## 14.1 Detailed Description

This part describes the CAN driver. There are two FlexCAN peripherals on i.MX7 platform but only FlexCAN 2 is used on i.MX7D Sabre board. Start of the CAN driver (FlexCAN 2 device) is performed during the QNX boot sequence via following command in the build file. A default CAN bitrate is 250k.

```
#####  
## CAN - FlexCAN 2 module used; Bitrate = 250k  
#####  
dev-can-imx -b250K can1
```

For possible input parameters see `src/hardware/can/imx/dev-can-imx.use` file.

For examples how to use CAN driver see `src/hardware/can/imx/canimx.readme` file.

## 14.2 Function Documentation

### 14.2.0.0.1 void can\_debug ( CANDEV\_FLEXCAN \* dev )

Print debug information.

#### Parameters

<i>dev</i>	Pointer to a device structure.
------------	--------------------------------

Definition at line 1052 of file canimx.c.

### 14.2.0.0.2 int can\_drvr\_devctl ( CANDEV \* cdev, int dcmd, DCMD\_DATA \* data )

LIBCAN driver devctl function.

#### Parameters

<i>cdev</i>	Pointer to a CAN device.
<i>dcmd</i>	CAN command.
<i>data</i>	Pointer to a CAN command data.

#### Return values

<i>EOK</i>	In case of success.
<i>EINVAL</i>	Invalid argument.
<i>EXIT_FAILURE</i>	FlexCAN Freeze Mode failed.
<i>ENOTSUP</i>	Command not supported.

Definition at line 415 of file canimx.c.

### 14.2.0.0.3 void can\_drvr\_transmit ( CANDEV \* cdev )

LIBCAN driver transmit function.

#### Parameters

<i>cdev</i>	Pointer to a CAN device.
-------------	--------------------------

#### Returns

none

Definition at line 387 of file canimx.c.

### 14.2.0.0.4 void can\_init\_hw ( CANDEV\_FLEXCAN\_INFO \* devinfo, CANDEV\_FLEXCAN\_INIT \* devinit )

Initialize CAN device registers.

**Parameters**

<i>devinfo</i>	Pointer to a device info structure.
<i>devinit</i>	Pointer to a device init structure.

Definition at line 707 of file canimx.c.

#### 14.2.0.0.5 void can\_init\_intr ( CANDEV\_FLEXCAN\_INFO \* *devinfo*, CANDEV\_FLEXCAN\_INIT \* *devinit*, uint32\_t *mdriver\_intr* )

Initialize CAN device registers

**Parameters**

<i>devinfo</i>	Pointer to a device info structure.
<i>devinit</i>	Pointer to a device init structure.
<i>mdriver_intr</i>	Mini_driver active status flag.

Definition at line 656 of file canimx.c.

#### 14.2.0.0.6 const struct sigevent\* can\_intr ( void \* *area*, int *id* )

CAN interrupt handler.

**Parameters**

<i>area</i>	Pointer to a CAN device info.
<i>id</i>	Mailbox ID.

**Returns**

Pointer to an event structure.

Definition at line 88 of file canimx.c.

#### 14.2.0.0.7 void can\_print\_mailbox ( CANDEV\_FLEXCAN\_INFO \* *devinfo* )

Print CAN device mailbox memory.

**Parameters**

<i>devinfo</i>	Device info structure.
----------------	------------------------

Definition at line 1088 of file canimx.c.

#### 14.2.0.0.8 void can\_print\_reg ( CANDEV\_FLEXCAN\_INFO \* *devinfo* )

Print CAN device registers.

**Parameters**

<i>devinfo</i>	Pointer to a device info structure.
----------------	-------------------------------------

Definition at line 1065 of file canimx.c.

**14.2.0.0.9 void can\_tx ( CANDEV\_FLEXCAN \* dev, canmsg\_t \* txmsg )**

Transmit a CAN message from the specified mailbox.

**Parameters**

<i>dev</i>	Pointer to a CAN device structure.
<i>txmsg</i>	Pointer to a CAN message structure.

Definition at line 983 of file canimx.c.

**14.2.0.0.10 void create\_device ( CANDEV\_FLEXCAN\_INIT \* devinit )**

Create CAN device.

**Parameters**

<i>devinit</i>	Pointer to a device init structure.
----------------	-------------------------------------

Definition at line 418 of file driver.c.

**14.2.0.0.11 void device\_init ( int argc, char \* argv[] )**

Initialize CAN device.

**Parameters**

<i>argc</i>	Parameter passed from the main function.
<i>argv</i>	Parameter passed from the main function.

Definition at line 176 of file driver.c.

**14.2.0.0.12 int main ( int argc, char \* argv[] )**

CAN driver main function.

**Parameters**

<i>argc</i>	The count of total command line arguments passed to executable on execution.
<i>argv</i>	The array of character string of each command line argument passed to executable on execution.

**Return values**

0	In case of success.
-1	In case of error.

Definition at line 146 of file driver.c.

#### 14.2.0.0.13 **int mdriver\_find\_mbxid ( CANDEV\_FLEXCAN\_INFO \* *devinfo*, uint32\_t *canmid* )**

Function to search though all devices to find a matching message ID.

**Parameters**

<i>devinfo</i>	Pointer to a device info structure.
<i>canmid</i>	CAN message ID.

**Returns**

Matching mailbox ID or -1.

Definition at line 108 of file mdriver.c.

#### 14.2.0.0.14 **int mdriver\_init ( CANDEV\_FLEXCAN\_INFO \* *devinfo*, CANDEV\_FLEXCAN\_INIT \* *devinit* )**

Function to search through the list of mini-drivers for one that matches our interrupt vector.

**Parameters**

<i>devinfo</i>	Pointer to a device info structure.
<i>devinit</i>	Pointer to a device init structure.

**Returns**

Matching interrupt vector or -1.

Definition at line 53 of file mdriver.c.

#### 14.2.0.0.15 **void mdriver\_init\_data ( CANDEV\_FLEXCAN\_INFO \* *devinfo*, CANDEV\_FLEXCAN\_INIT \* *devinit* )**

Function to add buffered mdriver CAN messages to the driver's message buffer. This function also sorts the messages into the appropriate device according to the message ID.

**Parameters**

<i>devinfo</i>	Pointer to a device info structure.
<i>devinit</i>	Pointer to a device init structure.

Definition at line 131 of file mdriver.c.

#### 14.2.0.0.16 void mdriver\_print\_data ( CANDEV\_FLEXCAN\_INFO \* *devinfo* )

Function to print out the mdriver's status and buffered data.

##### Parameters

<i>devinfo</i>	Pointer to a device info structure.
----------------	-------------------------------------

Definition at line 204 of file mdriver.c.

#### 14.2.0.0.17 void set\_port32 ( unsigned *port*, uint32\_t *mask*, uint32\_t *data* )

Function to modify a register.

##### Parameters

<i>port</i>	Register address.
<i>mask</i>	Clear mask.
<i>data</i>	Data to be written into a register.

Definition at line 75 of file canimx.c.



## Chapter 15

# Serial Asynchronous driver (devc-serial-imx)

This part describes the serial (devc) driver.

## Data Structures

- struct [my\\_pulse\\_struct](#)

## Functions

- int [query\\_hwi\\_device](#) (TTYINIT\_MX1 \*dip, unsigned unit)
- unsigned [options](#) (int argc, char \*argv[ ])
- int [my\\_attach\\_pulse](#) (void \*\*x, struct sigevent \*event, void(\*handler)(DEV\_MX1 \*dev, struct sigevent \*event), DEV\_MX1 \*dev)
- int [my\\_detach\\_pulse](#) (void \*\*x)
- int [edit](#) (TTYDEV \*dev, unsigned c)
- int [tto](#) (TTYDEV \*ttydev, int action, int arg1)
- void [ser\\_stty](#) (DEV\_MX1 \*dev)
- int [drain\\_check](#) (TTYDEV \*ttydev, uintptr\_t \*count)

## 15.1 Detailed Description

This part describes the serial (devc) driver. There are five UART peripherals on i.MX7 but only UART1 is initialized by default (console functionality). By default start of the serial driver (UART1) is performed during the QNX boot sequence via following command in the build file. A default communicate speed is 115200 bauds.

```
#####  
## UART drivers  
## UART 1 (started above) is connected to the USB->RS232 bridge  
## UART 2,3,4,5 are unused  
#####  
display_msg Starting serial driver (/dev/ser1)...  
devc-serial-imx -e -F -S -c80000000 0x30860000,58  
waitfor /dev/ser1 4  
reopen /dev/ser1
```

For possible input parameters see `src/hardware/devc/serial/imx/devc-serial-imx.use` file.

## 15.2 Function Documentation

### 15.2.0.0.1 `int drain_check ( TTYDEV * ttydev, uintptr_t * count )`

Check whether a device has drained.

#### Parameters

<i>ttydev</i>	Pointer to a tty device structure.
<i>count</i>	

#### Returns

Execution status

#### Return values

1	Device has drained.
0	Device has not drained.

Definition at line 590 of file tto.c.

### 15.2.0.0.2 `int edit ( TTYDEV * dev, unsigned c )`

This function takes data from io-char's output buffer and gives it to the hardware. It also deals with stty commands, by calling [ser\\_stty\(\)](#), and provides line control and line status information.

#### Parameters

<i>dev</i>	Pointer to the driver's TTYDEV structure.
<i>c</i>	

#### Returns

Always 0.

Definition at line 41 of file tedit.c.

### 15.2.0.0.3 `int my_attach_pulse ( void ** x, struct sigevent * event, void (*)(DEV_MX1 *dev, struct sigevent *event) handler, DEV_MX1 * dev )`

Attach a new pulse handler.

#### Parameters

<i>x</i>	Handler to the pulse structure.
<i>event</i>	Pointer to the event structure.
<i>handler</i>	Pointer to the handler to be attached.
<i>dev</i>	Serial device context structure.

**Returns**

Execution status.

Definition at line 88 of file pulse.c.

**15.2.0.0.4 int my\_detach\_pulse ( void \*\* x )**

Detach a pulse handler.

**Parameters**

<i>x</i>	Handler to the pulse structure.
----------	---------------------------------

**Returns**

Execution status.

Definition at line 138 of file pulse.c.

**15.2.0.0.5 unsigned options ( int argc, char \* argv[] )**

Parse input options and set device parameters.

**Parameters**

<i>argc</i>	The count of total command line arguments passed to executable on execution.
<i>argv</i>	The array of character string of each command line argument passed to executable on execution. •

**Returns**

Number of ports.

Definition at line 70 of file options.c.

**15.2.0.0.6 int query\_hwi\_device ( TTYINIT\_MX1 \* dip, unsigned unit )**

Specify parameters for default devices from hwi\_info tags.

**Parameters**

<i>dip</i>	Pointer to a tty device structure.
<i>unit</i>	Index of the device.

**Returns**

Execution status.

Definition at line 41 of file options.c.

### 15.2.0.0.7 void ser\_stty ( DEV\_MX1 \* dev )

Configures registers that can be changed dynamically at runtime (baud, parity, stop bits, etc.).

#### Parameters

<i>dev</i>	Pointer to a device structure.
------------	--------------------------------

Definition at line 324 of file tto.c.

### 15.2.0.0.8 int tto ( TTYDEV \* ttydev, int action, int arg1 )

This function takes data from io-char's output buffer and gives it to the hardware. It also deals with stty commands, by calling [ser\\_stty\(\)](#), and provides line control and line status information.

#### Parameters

<i>ttydev</i>	Pointer to the driver's TTYDEV structure.
<i>action</i>	One of: TTO_STTY - An stty command was received. It's called by io-char when the stty command is performed on the device. This action calls <a href="#">ser_stty()</a> ; the argument is ignored. TTO_CTRL - set the characteristics of the port i.e. control RS-232 modem lines. arg1 _SERCTL_BRK_CHG - called by io-char when the application requests a break such as tcsendbreak() be sent arg1 _SERCTL_DTR_CHG - changes the DTR line arg1 _SERCTL_RTS_CHG - changes the RTS line; io-char calls this to assert hardware flow control when the input buffer is filling up (based on the high-water level) TTO_LINESTATUS - a request for line status. Returns the status of the Modem Status and Modem Control registers when the user performs a devctl() with DCMD_CHR_LINESTATUS; the argument is ignored. TTO_DATA - used if <a href="#">tto()</a> is called directly from the interrupt handler to transmit data or when io-char's write handler calls down to initiate a transfer. TTO_EVENT - used to call into the <a href="#">tto()</a> at thread time to transmit data. The interrupt handler can return this event rather than calling <a href="#">tto()</a> directly.
<i>arg1</i>	A data value which has different meanings for different actions. It's used to pass flags that modify the action.

#### Returns

Execution status

Definition at line 70 of file tto.c.

## Chapter 16

# SDMA library (libdma-sdma-imx7x)

This part describes SDMA library.

## Data Structures

- struct [sdma\\_bd\\_cmd\\_and\\_status\\_s](#)
- struct [sdma\\_bd\\_t](#)
- struct [sdma\\_ccb\\_t](#)
- struct [sdma\\_ch\\_ctx\\_t](#)
- struct [microcode\\_info\\_t](#)
- struct [sdma\\_scriptinfo\\_t](#)
- struct [sdma\\_shmem\\_t](#)

## Typedefs

- typedef struct [sdma\\_bd\\_cmd\\_and\\_status\\_s](#) [sdma\\_bd\\_cmd\\_and\\_status\\_t](#)

## Functions

- [sdma\\_chan\\_t \\* chan\\_create](#) (unsigned ch\_num)
- void [chan\\_destroy](#) (sdma\_chan\_t \*chan\_ptr)
- void [register\\_init](#) (void)
- int [parse\\_init\\_options](#) (const char \*options)
- int [parse\\_channel\\_options](#) (sdma\_chan\_t \*chan\_ptr, const char \*options)
- void [callback\\_reenable\\_descr](#) (unsigned ch\_num)
- int [sdma\\_init](#) (const char \*options)
- void [sdma\\_fini](#) (void)
- void [sdma\\_query\\_channel](#) (void \*handle, dma\_channel\_query\_t \*chinfo)
- int [sdma\\_driver\\_info](#) (dma\_driver\_info\_t \*info)
- int [sdma\\_channel\\_info](#) (unsigned channel, dma\_channel\_info\_t \*info)
- void \* [sdma\\_channel\\_attach](#) (const char \*optstring, const struct sigevent \*event, unsigned \*channel, int prio, unsigned flags)
- void [sdma\\_channel\\_release](#) (void \*handle)

- int [sdma\\_setup\\_xfer](#) (void \*handle, const dma\_transfer\_t \*tinfo)
- int [sdma\\_xfer\\_start](#) (void \*handle)
- int [sdma\\_xfer\\_abort](#) (void \*handle)
- unsigned [sdma\\_bytes\\_left](#) (void \*handle)
- int [sdma\\_xfer\\_complete](#) (void \*handle)
- int [get\\_dmafuncs](#) (dma\_functions\_t \*functable, int tabsize)
- int [sdmaram\\_script\\_load](#) ()
- int [sdmacmd\\_cmdch\\_create](#) (void)
- void [sdmacmd\\_cmdch\\_destroy](#) (void)
- void [sdmacmd\\_ctx\\_config](#) (sdma\_chan\_t \*chan\_ptr)
- int [sdmacmd\\_ctx\\_load](#) (sdma\_chan\_t \*chan\_ptr)
- int [sdmascript\\_lookup](#) (sdma\_scriptinfo\_t \*scriptinfo)
- void [ctor](#) (void)
- void [dtor](#) (void)
- const struct sigevent \* [irq\\_handler](#) (void \*area, int id)
- int [sdmairq\\_init](#) (uint32\_t irq)
- void [sdmairq\\_fini](#) (void)
- void [sdmairq\\_event\\_add](#) (uint32\_t channel, const struct sigevent \*event)
- void [sdmairq\\_event\\_remove](#) (uint32\_t channel)
- void [sdmairq\\_callback\\_add](#) (uint32\_t channel, sdmairq\_callback\_t func\_ptr)
- void [sdmairq\\_callback\\_remove](#) (uint32\_t channel)
- int [sdmasync\\_init](#) (void)
- void [sdmasync\\_fini](#) (void)
- pthread\_mutex\_t \* [sdmasync\\_cmdmutex\\_get](#) (void)
- pthread\_mutex\_t \* [sdmasync\\_libinit\\_mutex\\_get](#) (void)
- pthread\_mutex\_t \* [sdmasync\\_regmutex\\_get](#) (void)
- int [sdmasync\\_is\\_first\\_process](#) (void)
- int [sdmasync\\_is\\_last\\_process](#) (void)
- void [sdmasync\\_process\\_cnt\\_incr](#) (void)
- void [sdmasync\\_process\\_cnt\\_decr](#) (void)
- off64\_t [sdmasync\\_ccb\\_paddr\\_get](#) (void)
- [sdma\\_ccb\\_t](#) \* [sdmasync\\_ccb\\_ptr\\_get](#) (void)

## 16.1 Detailed Description

This part describes SDMA library. SDMA library is intended to be used by other drivers but it can be also used in appliaction e.g. for memory to memory transfers.

Library can be linked statically (BSP\_root/src/lib/dma/sdma/imx7x/arm/a.le.v7/libdma-sdma-imx7x.a) or dynamically (BSP\_root/src/lib/dma/sdma/imx7x/arm/so.le.v7/libdma-sdma-imx7x.so). For more information about libraries see chapter "Using libraries" in the "QNX Neutrino RTOS Programmer's Guide".

For examples how to use SDMA library see src/lib/dma/sdma/README.txt file.

## 16.2 Typedef Documentation

### 16.2.0.0.1 typedef struct sdma\_bd\_cmd\_and\_status\_s sdma\_bd\_cmd\_and\_status\_t

SDMA Buffer descriptor Command register bits definition \*

## 16.3 Function Documentation

### 16.3.0.0.1 void callback\_reenable\_descr ( unsigned *ch\_num* )

Set DONE bit in all BDs for selected channel.

#### Parameters

<i>ch_num</i>	Channel number.
---------------	-----------------

Definition at line 330 of file api.c.

### 16.3.0.0.2 sdma\_chan\_t\* chan\_create ( unsigned *ch\_num* )

Allocates all the data structures required by the channel. All structure member not explicitly initialized here are set to zero by default.

#### Parameters

<i>ch_num</i>	Channel number.
---------------	-----------------

#### Returns

Pointer to the SDMA library Channel control structure.

Definition at line 96 of file api.c.

### 16.3.0.0.3 void chan\_destroy ( sdma\_chan\_t \* *chan\_ptr* )

Deallocate channel resources.

#### Parameters

<i>chan_ptr</i>	Pointer to the SDMA library Channel control structure.
-----------------	--

Definition at line 176 of file api.c.

### 16.3.0.0.4 void ctor ( void )

SDMA library constructor. It's run when a shared library is loaded.

Definition at line 122 of file init.c.

### 16.3.0.0.5 void dtor ( void )

SDMA library destructor.

Definition at line 151 of file init.c.

### 16.3.0.0.6 int get\_dmafuncs ( dma\_functions\_t \* *functable*, int *tabsize* )

Initialize function pointer table.

**Parameters**

<i>funcable</i>	Function pointer table address.
<i>tabsize</i>	Function pointer table size.

**Returns**

Always returns 0.

Definition at line 845 of file api.c.

**16.3.0.0.7 const struct sigevent\* irq\_handler ( void \* area, int id )**

SDAM interrupt request handler.

**Parameters**

<i>area</i>	Not used.
<i>id</i>	Not used.

**Returns**

Address of event structure or NULL.

Definition at line 56 of file irq.c.

**16.3.0.0.8 int parse\_channel\_options ( sdma\_chan\_t \* chan\_ptr, const char \* options )**

Parse "options" string and sets "Channel control structure" parameters.

**Parameters**

<i>chan_ptr</i>	SDMA library Channel control structure pointer.
<i>options</i>	String containing additional channel options passed as the first argument of the <a href="#">sdma_channel_attach()</a> method.

**Returns**

Execution status.

**Return values**

0	Success.
-1	In case of any other error.

Definition at line 277 of file api.c.



**16.3.0.0.9 int parse\_init\_options ( const char \* options )**

Parse command line driver parameters.

**Parameters**

<i>options</i>	Command line option string.
----------------	-----------------------------

**Returns**

Execution status.

**Return values**

0	Success.
-1	In case of any other error.

Definition at line 219 of file api.c.

**16.3.0.0.10 void register\_init ( void )**

Initialize SDMA registers.

Definition at line 187 of file api.c.

**16.3.0.0.11 unsigned sdma\_bytes\_left ( void \* handle )**

This method should return number of bytes left for transfer. It works only for UART SDMA scripts only.

**Parameters**

<i>handle</i>	Channel handle.
---------------	-----------------

**Returns**

Number of bytes not transferred yet.

Definition at line 784 of file api.c.

**16.3.0.0.12 void\* sdma\_channel\_attach ( const char \* optstring, const struct sigevent \* event, unsigned \* channel, int prio, unsigned flags )**

Prepare channel for data transfer.

**Parameters**

<i>optstring</i>	DMA channel attache optional parameters string.
<i>event</i>	Event signaled on interrupt.

**Parameters**

<i>channel</i>	Channel type variable address (Channel type value: e.g. SDMA script type, e.g. IMX_SDMA_CHTYPE_AP_2_AP).
<i>prio</i>	Channel priority in range [IMX_SDMA_CH_PRIO_LO(1)..IMX_SDMA_CH_PRIO_HI(7)].
<i>flags</i>	Channel attach flags (DMA_ATTACH_EVENT_ON_COMPLETE, DMA_ATTACH_EVENT_PER_SEGMENT and DMA_ATTACH_PRIORITY_HIGHEST are supported by this driver).

Definition at line 494 of file api.c.

**16.3.0.0.13 int sdma\_channel\_info ( unsigned *channel*, dma\_channel\_info\_t \* *info* )**

Fill dma\_channel\_info\_t structure.

**Parameters**

<i>channel</i>	Channel number.
<i>info</i>	Channel information structure address.

**Returns**

Always returns 0.

Definition at line 466 of file api.c.

**16.3.0.0.14 void sdma\_channel\_release ( void \* *handle* )**

Release resources allocated by [sdma\\_channel\\_attach\(\)](#) methods.

**Parameters**

<i>handle</i>	Channel handle.
---------------	-----------------

Definition at line 579 of file api.c.

**16.3.0.0.15 int sdma\_driver\_info ( dma\_driver\_info\_t \* *info* )**

Fill dma\_driver\_info\_t structure.

**Parameters**

<i>info</i>	Driver information structure address.
-------------	---------------------------------------

**Returns**

Always returns 0.

Definition at line 446 of file api.c.

**16.3.0.0.16 void sdma\_fini ( void )**

Driver cleanup function.

Definition at line 407 of file api.c.

**16.3.0.0.17 int sdma\_init ( const char \* options )**

Initialize SDMA driver.

**Parameters**

<i>options</i>	Optional driver start option. Supported options are: regbase=0x30BD0000 and irq=34.
----------------	---

**Returns**

Execution status.

**Return values**

0	Success.
-1	In case of any other error.

Definition at line 352 of file api.c.

**16.3.0.0.18 void sdma\_query\_channel ( void \* handle, dma\_channel\_query\_t \* chinfo )**

Fill dma\_channel\_query\_t structure.

**Parameters**

<i>handle</i>	Channel handle.
<i>chinfo</i>	Channel information structure address.

Definition at line 431 of file api.c.

**16.3.0.0.19 int sdma\_setup\_xfer ( void \* handle, const dma\_transfer\_t \* tinfo )**

Prepare SDMA channel for transfer.

**Parameters**

<i>handle</i>	Channel handle.
<i>tinfo</i>	Transfer information structure address.

**Returns**

Always returns 0.

Definition at line 614 of file api.c.

**16.3.0.0.20 int sdma\_xfer\_abort ( void \* *handle* )**

Abort transfer.

**Parameters**

<i>handle</i>	Channel handle.
---------------	-----------------

**Returns**

Execution status.

**Return values**

0	Success.
-1	In case of any other error.

Definition at line 750 of file api.c.

**16.3.0.0.21 int sdma\_xfer\_complete ( void \* *handle* )**

Transfer complete function. Set SDMA\_HOSTOVRn = 0 and return state of error("R") bit.

**Parameters**

<i>handle</i>	Channel handle.
---------------	-----------------

**Returns**

Error bit("R") state.

Definition at line 805 of file api.c.

**16.3.0.0.22 int sdma\_xfer\_start ( void \* *handle* )**

Start transfer.

**Parameters**

<i>handle</i>	Channel handle.
---------------	-----------------

**Returns**

Always returns 0.

Definition at line 725 of file api.c.

**16.3.0.0.23 int sdmacmd\_cmdch\_create ( void )**

Create the command channel descriptor buffer, and associate it with the command control block. The command channel lives at channel 0 and is used to transfer data to/from private SDMA memory. Currently, the command channel is only used to write contexts, but could be used for other purposes.

**Returns**

Execution status.

**Return values**

0	Success.
-1	In case of any other error.

Definition at line 170 of file cmd.c.

**16.3.0.0.24 void sdmacmd\_cmdch\_destroy ( void )**

Release resources allocated by [sdmacmd\\_cmdch\\_create\(\)](#) function.

Definition at line 257 of file cmd.c.

**16.3.0.0.25 void sdmacmd\_ctx\_config ( sdma\_chan\_t \* chan\_ptr )**

Configure a 'Channel context' based on the channel type. The necessary Channel context configuration can be found in the SDMA Scripts Library Specification.

**Parameters**

<i>chan_ptr</i>	SDMA library Channel control structure pointer.
-----------------	---

Definition at line 269 of file cmd.c.

**16.3.0.0.26 int sdmacmd\_ctx\_load ( sdma\_chan\_t \* chan\_ptr )**

Load the 'context image' configured by the [sdmacmd\\_ctx\\_config\(\)](#) function into SDMA private context memory.

**Parameters**

<i>chan_ptr</i>	SDMA library Channel control structure pointer.
-----------------	---

**Returns**

Execution status.

**Return values**

0	Success.
-1	In case of any other error.

Definition at line 316 of file cmd.c.

### 16.3.0.0.27 void **sdmairq\_callback\_add** ( uint32\_t *channel*, sdmairq\_callback\_t *func\_ptr* )

Attache callback function to the channel.

**Parameters**

<i>channel</i>	Channel number.
<i>func_ptr</i>	Callback function address.

Definition at line 137 of file irq.c.

### 16.3.0.0.28 void **sdmairq\_callback\_remove** ( uint32\_t *channel* )

Remove channel callback.

**Parameters**

<i>channel</i>	Channel number.
----------------	-----------------

Definition at line 147 of file irq.c.

### 16.3.0.0.29 void **sdmairq\_event\_add** ( uint32\_t *channel*, const struct sigevent \* *event* )

Attached event to the channel.

**Parameters**

<i>channel</i>	Channel number.
<i>event</i>	

Definition at line 116 of file irq.c.

### 16.3.0.0.30 void **sdmairq\_event\_remove** ( uint32\_t *channel* )

Remove event from the channel.

**Parameters**

<i>channel</i>	Channel number.
----------------	-----------------

Definition at line 126 of file irq.c.

**16.3.0.0.31 void sdmairq\_fini ( void )**

Deattache from the interrupt vector.

Definition at line 105 of file irq.c.

**16.3.0.0.32 int sdmairq\_init ( uint32\_t irq )**

Attache to the interrupt vector and initialize event and callback arrays.

**Parameters**

<i>irq</i>	Interrupt vector number.
------------	--------------------------

**Returns**

Always return 0.

Definition at line 88 of file irq.c.

**16.3.0.0.33 int sdmaram\_script\_load ( )**

Load a SDMA script into SDMA private context memory (experimental)

**Returns**

Execution status.

**Return values**

0	Success.
-1	In case of any other error.

Definition at line 71 of file cmd.c.

**16.3.0.0.34 int sdmascript\_lookup ( sdma\_scriptinfo\_t \* scriptinfo )**

Initializes [sdma\\_scriptinfo\\_t](#) structure.

**Parameters**

<i>scriptinfo</i>	- Address of <a href="#">sdma_scriptinfo_t</a> structure to be initialized.
-------------------	---

**Returns**

Always returns EOK.

Definition at line 60 of file script.c.

**16.3.0.0.35 off64\_t sdmasync\_ccb\_paddr\_get ( void )**

Return physical address of CCB array.

**Returns**

Physical address of CCB array.

Definition at line 170 of file sync.c.

**16.3.0.0.36 sdma\_ccb\_t \* sdmasync\_ccb\_ptr\_get ( void )**

Return CCB array address.

**Returns**

CCB array address.

Definition at line 180 of file sync.c.

**16.3.0.0.37 pthread\_mutex\_t \* sdmasync\_cmdmutex\_get ( void )**

Return command mutex address.

**Returns**

Command mutex address.

Definition at line 92 of file sync.c.

**16.3.0.0.38 void sdmasync\_fini ( void )**

Release driver resources.

Definition at line 79 of file sync.c.

**16.3.0.0.39 int sdmasync\_init ( void )**

Open and map shared memory.

**Returns**

Execution status.



**Return values**

0	Success.
-1	In case of any other error.

Definition at line 53 of file sync.c.

**16.3.0.0.40 int sdmasync\_is\_first\_process ( void )**

Check if this process is the first process.

**Returns**

Execution status.

**Return values**

0	First process.
1	More processes are running.

Definition at line 124 of file sync.c.

**16.3.0.0.41 int sdmasync\_is\_last\_process ( void )**

Check if this process is the last process.

**Returns**

Execution status.

**Return values**

0	Last process.
1	More processes are running.

Definition at line 140 of file sync.c.

**16.3.0.0.42 pthread\_mutex\_t \* sdmasync\_libinit\_mutex\_get ( void )**

Return library mutex address.

**Returns**

Library mutex address.

Definition at line 102 of file sync.c.

**16.3.0.0.43 void sdmasync\_process\_cnt\_decr ( void )**

Decrement process counter.

Definition at line 160 of file sync.c.

**16.3.0.0.44 void sdmasync\_process\_cnt\_incr ( void )**

Increment process counter.

Definition at line 152 of file sync.c.

**16.3.0.0.45 pthread\_mutex\_t \* sdmasync\_regmutex\_get ( void )**

Return register mutex address.

**Returns**

Register mutex address.

Definition at line 112 of file sync.c.

## Chapter 17

# USB controller device mode mass storage mode DLL (devu-usbmass-imx-ci.so)

This part describes an USB controller device mode mass storage library usage.

## Functions

- int `imx_otg_init` (chip\_ideadc \*dcctrl)
- int `imx_otg_fini` (chip\_ideadc \*dcctrl)
- void `imx_extra_process_args_callout` (chip\_ideadc \*dcctrl, char \*options)
- void `imx_sync_flush` (void)

## 17.1 Detailed Description

This part describes an USB controller device mode mass storage library usage. USB Device controller driver(io-usb-dcd) example(s) can be started during QNX boot sequence by uncommenting following commands in the build file (name of the USB controller DLL is passed like a parameter into io-usb-dc stack). Note: All USB device mode examples are commented out in the build file and both USB controllers (USB OTG1 and USB OTG2) are started in host mode by default. Please don't start USB OTG1 controller in host mode if you uncomment a device mode example.

```
##### Example of Mass Storage device #####
# Step 1 - Create a ram disk
devb-ram ram capacity=16384,nodinit,cache=512k disk name=hd@10
waitfor /dev/hd10
fdisk /dev/hd10 add -t 6
mount -e /dev/hd10
waitfor /dev/hd10t6
mkdosfs /dev/hd10t6

# Step 2 - Start device stack
display_msg Starting USB OTG 1 controller in the device mode (/dev/io-usb-dcd/*)...
io-usb-dcd -dusbmass-imx-ci ioport=0x30B10000,irq=75
waitfor /dev/io-usb-dcd/io-usb 4
waitfor /dev/io-usb-dcd/devu-usbmass-imx-ci.so 4

# Step 3 - Start Mass Storage function driver and enable USB soft connect
devu-umass_client-block -l lun=0,devno=1,iface=0,fname=/dev/hd10
ulink_ctrl -l 1
```

## 17.2 Function Documentation

### 17.2.0.0.1 void imx\_extra\_process\_args\_callout ( chip\_ideadc \* *dcctrl*, char \* *options* )

Function used to analyze additional parameters passed to this dll.

#### Parameters

<i>dcctrl</i>	USB_OTG controller specific device data structure pointer.
<i>options</i>	optional parameters passed to this dll from command line.

Definition at line 101 of file imx.c.

### 17.2.0.0.2 int imx\_otg\_fini ( chip\_ideadc \* *dcctrl* )

Function used to switch on VBUS (VBUS must be switched on in order to turn on Host mode).

#### Parameters

<i>dcctrl</i>	USB_OTG controller specific device data structure pointer.
---------------	--

#### Returns

Execution status.

#### Return values

<i>EOK</i>	Success.
<i>errno</i>	See mmap_device_memory() error codes.

Definition at line 71 of file imx.c.

### 17.2.0.0.3 int imx\_otg\_init ( chip\_ideadc \* *dcctrl* )

Function used to switch off VBUS (VBUS is switch on in startup code).

#### Parameters

<i>dcctrl</i>	USB_OTG controller specific device data structure pointer.
---------------	--

#### Returns

Execution status.

#### Return values

<i>EOK</i>	Success.
<i>errno</i>	See mmap_device_memory() error codes.

Definition at line 41 of file imx.c.

#### **17.2.0.0.4 void imx\_sync\_flush ( void ) [inline]**

Data synchronization function.

Definition at line 116 of file imx.c.



## Chapter 18

# USB controller host mode DLL (devu-ehci-mx28.so)

This part describes an USB controller host mode library usage.

This part describes an USB controller host mode library usage. Start of USB Host controller driver(io-usb) is performed during QNX boot sequence via following commands in build file (name of the USB controller DLL is passed like a parameter into io-usb stack). Note: Both USB controllers are started in the host mode. Don't forget to remove OTG1 controller (ioport=0x30B10000,irq=75) from io-usb parameters if you plan to start some of the device mode examples.

```
io-usb -dehci-mx28 ioport=0x30B20100,irq=74,ioport=0x30B10100,irq=75
waitfor /dev/io-usb/io-usb 4
waitfor /dev/io-usb/devu-ehci-mx28.so 4
```

### Starting Mass-storage devices

The devb-umass driver supports devices that follow the Mass Storage Class Specification. You can determine that the device is suitable by looking for the following information in the output from `usb -vv`:

```
# usb -vv
USB 0 (EHCI) v1.10, v1.01 DDK, v1.01 HCD
    Control, Interrupt, Bulk(SG), Isoch(Stream), High speed

Device Address          : 1
Upstream Host Controller : 0
Upstream Device Address : 0
Upstream Port           : 1
Upstream Port Speed     : High
Vendor                  : 0x1005
Product                 : 0xb113 (USB Flash Drive)
Device Release          : r1.00
USB Spec Release        : v2.00
Serial Number           : 070200010914A70
Class                   : 0x00 (Independent per interface)
Max PacketSize0         : 64
Languages               : 0x0409 (English)
Configurations          : 1
    Configuration      : 1
        Attributes     : 0x80 (Bus-powered)
        Max Power       : 500 mA
        Interfaces      : 1
            Interface   : 0 / 0
                Class   : 0x08 (Mass Storage)
                Subclass : 0x06 (SCSI)
                Protocol : 0x50
```

To use a USB mass-storage device on a Neutrino system, start io-usb as described above, then the devb-umass driver. By default, this driver creates an entry for disk-based devices in /dev in the form /dev/hdn, where n is the drive number. Once you've started the driver, you can treat the device like a disk.

For example, for a mass-storage device, type:

```
devb-umass cam pnp
```

To access files on attached device you have to mount it. You can do it by the following command:

```
mount -t dos /dev/hd0 /mnt/disk0
```



## Chapter 19

# Data Structure Documentation

### 19.1 `_apbh_dma_gpmi1_t` Struct Reference

```
#include <src/hardware/etfs/nand4096/imx-micron/chipio.h>
```

#### 19.1.1 Detailed Description

Define the APBH DMA structure with 1 GPMI Parameter word writes.

Definition at line 106 of file chipio.h.

The documentation for this struct was generated from the following file:

- [src/hardware/etfs/nand4096/imx-micron/chipio.h](#)

### 19.2 `_apbh_dma_gpmi3_t` Struct Reference

```
#include <src/hardware/etfs/nand4096/imx-micron/chipio.h>
```

#### 19.2.1 Detailed Description

Define the APBH DMA structure with 3 GPMI Parameter word writes.

Definition at line 114 of file chipio.h.

The documentation for this struct was generated from the following file:

- [src/hardware/etfs/nand4096/imx-micron/chipio.h](#)

## 19.3 `_apbh_dma_gpmi5_t` Struct Reference

```
#include <src/hardware/etfs/nand4096/imx-micron/chipio.h>
```

### 19.3.1 Detailed Description

Define the APBH DMA structure with 5 GPMI Parameter word writes.

Definition at line 124 of file `chipio.h`.

The documentation for this struct was generated from the following file:

- [src/hardware/etfs/nand4096/imx-micron/chipio.h](#)

## 19.4 `_apbh_dma_t` Struct Reference

```
#include <src/hardware/etfs/nand4096/imx-micron/chipio.h>
```

### 19.4.1 Detailed Description

Define the APBH DMA structure without GPMI transfers.

Definition at line 99 of file `chipio.h`.

The documentation for this struct was generated from the following file:

- [src/hardware/etfs/nand4096/imx-micron/chipio.h](#)

## 19.5 `_chipio_t` Struct Reference

```
#include <src/hardware/etfs/nand4096/imx-micron/chipio.h>
```

### Data Fields

- `uint8_t * v_data_fs_buf`
- `uint8_t * v_data_page_buf`

### 19.5.1 Detailed Description

Low level driver structure

Definition at line 294 of file `chipio.h`.

## 19.5.2 Field Documentation

### 19.5.2.1 uint8\_t\* \_chipio\_t::v\_data\_fs\_buf

This is intended for ECC engine. Buffer contains only data and fs meta

Definition at line 304 of file chipio.h.

### 19.5.2.2 uint8\_t\* \_chipio\_t::v\_data\_page\_buf

This is intended for RAW writes. Buffer contains data, ecc and fs meta

Definition at line 306 of file chipio.h.

The documentation for this struct was generated from the following file:

- [src/hardware/etfs/nand4096/imx-micron/chipio.h](#)

## 19.6 \_dma\_blk\_erase\_t Struct Reference

```
#include <src/hardware/etfs/nand4096/imx-micron/chipio.h>
```

### 19.6.1 Detailed Description

DMA chain structure for device erase block.

Definition at line 136 of file chipio.h.

The documentation for this struct was generated from the following file:

- [src/hardware/etfs/nand4096/imx-micron/chipio.h](#)

## 19.7 \_dma\_programEcc\_t Struct Reference

```
#include <src/hardware/etfs/nand4096/imx-micron/chipio.h>
```

### 19.7.1 Detailed Description

DMA chain structure for NAND Program.

Definition at line 154 of file chipio.h.

The documentation for this struct was generated from the following file:

- [src/hardware/etfs/nand4096/imx-micron/chipio.h](#)

## 19.8 `_dma_programRaw_t` Struct Reference

```
#include <src/hardware/etfs/nand4096/imx-micron/chipio.h>
```

### 19.8.1 Detailed Description

DMA chain structure for NAND Program.

Definition at line 177 of file chipio.h.

The documentation for this struct was generated from the following file:

- [src/hardware/etfs/nand4096/imx-micron/chipio.h](#)

## 19.9 `_dma_read_id_device_t` Struct Reference

```
#include <src/hardware/etfs/nand4096/imx-micron/chipio.h>
```

### 19.9.1 Detailed Description

DMA chain structure for Read ID

Definition at line 278 of file chipio.h.

The documentation for this struct was generated from the following file:

- [src/hardware/etfs/nand4096/imx-micron/chipio.h](#)

## 19.10 `_dma_readEcc_device_t` Struct Reference

```
#include <src/hardware/etfs/nand4096/imx-micron/chipio.h>
```

### 19.10.1 Detailed Description

DMA chain structure for Raw Read Page

Definition at line 198 of file chipio.h.

The documentation for this struct was generated from the following file:

- [src/hardware/etfs/nand4096/imx-micron/chipio.h](#)

## 19.11 `_dma_readRaw_device_t` Struct Reference

```
#include <src/hardware/etfs/nand4096/imx-micron/chipio.h>
```

### 19.11.1 Detailed Description

DMA chain structure for Raw Read Page

Definition at line 222 of file `chipio.h`.

The documentation for this struct was generated from the following file:

- `src/hardware/etfs/nand4096/imx-micron/chipio.h`

## 19.12 `_dma_reset_device_t` Struct Reference

```
#include <src/hardware/etfs/nand4096/imx-micron/chipio.h>
```

### 19.12.1 Detailed Description

DMA chain structure for Reset Device

Definition at line 261 of file `chipio.h`.

The documentation for this struct was generated from the following file:

- `src/hardware/etfs/nand4096/imx-micron/chipio.h`

## 19.13 `_imx_dev` Struct Reference

```
#include <src/hardware/i2c/imx/proto.h>
```

### Data Fields

- unsigned `reglen`
- `uintptr_t` `regbase`
- unsigned `physbase`
- int `intr`
- int `iid`
- struct `sigevent` `intrevent`
- unsigned `slave_addr`
- unsigned `own_addr`
- `i2c_addrfmt_t` `slave_addr_fmt`
- unsigned `restart`
- unsigned `input_clk`
- unsigned `speed`
- unsigned `i2c_freq_val`

### 19.13.1 Detailed Description

I2C driver device structure.

Definition at line 52 of file proto.h.

### 19.13.2 Field Documentation

#### 19.13.2.1 unsigned \_imx\_dev::i2c\_freq\_val

I2C IC register value

Definition at line 66 of file proto.h.

#### 19.13.2.2 int \_imx\_dev::iid

Interrupt event ID returned by InterruptAttachEvent()

Definition at line 58 of file proto.h.

#### 19.13.2.3 unsigned \_imx\_dev::input\_clk

I2C peripheral input clock frequency in Hz

Definition at line 64 of file proto.h.

#### 19.13.2.4 int \_imx\_dev::intr

I2C interrupt event number from reference manual

Definition at line 57 of file proto.h.

#### 19.13.2.5 struct sigevent \_imx\_dev::intrevent

sigevent structure which is delivered when I2C interrupt occurs

Definition at line 59 of file proto.h.

#### 19.13.2.6 unsigned \_imx\_dev::own\_addr

Own I2C address in slave mode

Definition at line 61 of file proto.h.

### 19.13.2.7 unsigned \_imx\_dev::physbase

Base address of I2C peripheral registers

Definition at line 56 of file proto.h.

### 19.13.2.8 uintptr\_t \_imx\_dev::regbase

Virtual address of I2C peripheral registers mapped by mmap\_device\_io()

Definition at line 55 of file proto.h.

### 19.13.2.9 unsigned \_imx\_dev::reglen

Length of mapped memory area which contains I2C registers

Definition at line 54 of file proto.h.

### 19.13.2.10 unsigned \_imx\_dev::restart

Determines if repeated Start condition is generated

Definition at line 63 of file proto.h.

### 19.13.2.11 unsigned \_imx\_dev::slave\_addr

Slave device address

Definition at line 60 of file proto.h.

### 19.13.2.12 i2c\_addrfmt\_t \_imx\_dev::slave\_addr\_fmt

Determines slave address format 7-bit or 10-bit

Definition at line 62 of file proto.h.

### 19.13.2.13 unsigned \_imx\_dev::speed

I2C bus speed in Hz

Definition at line 65 of file proto.h.

The documentation for this struct was generated from the following file:

- [src/hardware/i2c/imx/proto.h](#)

## 19.14 `_imx_ext` Struct Reference

```
#include <src/hardware/devb/sdmmc/arm/imx.le.v7/bs.h>
```

### Data Fields

- int `emmc`
- int `nocd`
- int `cd_irq`
- int `cd_iid`
- unsigned `cd_pbase`
- `uintptr_t` `cd_base`
- int `cd_pin`
- unsigned `wp_pbase`
- `uintptr_t` `wp_base`
- int `wp_pin`
- int `bw`
- int `vdd1_8`
- int `rs_pbase`
- int `rs_pin`

### 19.14.1 Detailed Description

Structure describing board specific configuration

Definition at line 40 of file `bs.h`.

### 19.14.2 Field Documentation

#### 19.14.2.1 `int _imx_ext::bw`

Data bus width

Definition at line 51 of file `bs.h`.

#### 19.14.2.2 `uintptr_t _imx_ext::cd_base`

CD I/O base address

Definition at line 46 of file `bs.h`.

#### 19.14.2.3 `int _imx_ext::cd_iid`

CD GPIO interrupt id

Definition at line 44 of file `bs.h`.



#### 19.14.2.4 `int _imx_ext::cd_irq`

CD GPIO IRQ

Definition at line 43 of file `bs.h`.

#### 19.14.2.5 `unsigned _imx_ext::cd_pbase`

CD I/O base physical address

Definition at line 45 of file `bs.h`.

#### 19.14.2.6 `int _imx_ext::cd_pin`

CD I/O bit number

Definition at line 47 of file `bs.h`.

#### 19.14.2.7 `int _imx_ext::emmc`

If non-0, implies "nocd" option as well

Definition at line 41 of file `bs.h`.

#### 19.14.2.8 `int _imx_ext::nocd`

If non-0, indicates CD is not supported

Definition at line 42 of file `bs.h`.

#### 19.14.2.9 `int _imx_ext::rs_pbase`

Reset GPIO pin base address

Definition at line 53 of file `bs.h`.

#### 19.14.2.10 `int _imx_ext::rs_pin`

Reset GPIO pin number

Definition at line 54 of file `bs.h`.

### 19.14.2.11 `int_imx_ext::vdd1_8`

1.8V support

Definition at line 52 of file `bs.h`.

### 19.14.2.12 `uintptr_t_imx_ext::wp_base`

Mapped WP I/O base address

Definition at line 49 of file `bs.h`.

### 19.14.2.13 `unsigned_imx_ext::wp_pbase`

WP I/O base physical address

Definition at line 48 of file `bs.h`.

### 19.14.2.14 `int_imx_ext::wp_pin`

WP I/O bit number

Definition at line 50 of file `bs.h`.

The documentation for this struct was generated from the following file:

- `src/hardware/devb/sdmmc/arm/imx.le.v7/bs.h`

## 19.15 `_imx_qspi_t` Struct Reference

```
#include <src/hardware/flash/boards/qspi-imx/imx_fc_qspi.h>
```

### 19.15.1 Detailed Description

Low level driver handle

Definition at line 91 of file `imx_fc_qspi.h`.

The documentation for this struct was generated from the following file:

- `src/hardware/flash/boards/qspi-imx/imx_fc_qspi.h`

## 19.16 \_imx\_sdhcx\_adma32\_t Struct Reference

```
#include <src/hardware/devb/sdmmc/sdiodi/hc/imx_hc.h>
```

### 19.16.1 Detailed Description

32 bit ADMA descriptor definition

Definition at line 46 of file imx\_hc.h.

The documentation for this struct was generated from the following file:

- [src/hardware/devb/sdmmc/sdiodi/hc/imx\\_hc.h](#)

## 19.17 \_imx\_usdhcx\_hc Struct Reference

```
#include <src/hardware/devb/sdmmc/sdiodi/hc/imx_hc.h>
```

### Data Fields

- int [sdma\\_iid](#)

### 19.17.1 Detailed Description

Processor specific structure

Definition at line 61 of file imx\_hc.h.

### 19.17.2 Field Documentation

#### 19.17.2.1 int \_imx\_usdhcx\_hc::sdma\_iid

SDMA interrupt id

Definition at line 73 of file imx\_hc.h.

The documentation for this struct was generated from the following file:

- [src/hardware/devb/sdmmc/sdiodi/hc/imx\\_hc.h](#)

## 19.18 `_NAND_dma_read_status_device_t` Struct Reference

```
#include <src/hardware/etfs/nand4096/imx-micron/chpio.h>
```

### 19.18.1 Detailed Description

DMA chain structure for Read Status.

Definition at line 244 of file `chpio.h`.

The documentation for this struct was generated from the following file:

- [src/hardware/etfs/nand4096/imx-micron/chpio.h](#)

## 19.19 `_spare_t` Struct Reference

```
#include <src/hardware/etfs/nand4096/imx-micron/devio.h>
```

### Data Fields

- `uint8_t status`
- `uint8_t status2`
- `uint16_t nclusters`
- `uint8_t align0` [4]
- `uint32_t sequence`
- `uint16_t fid`
- `uint8_t align1` [2]
- `uint32_t cluster`
- `uint8_t align2` [4]
- `uint32_t erasesig` [2]

### 19.19.1 Detailed Description

NAND spare area for BCH engine

Definition at line 57 of file `devio.h`.

### 19.19.2 Field Documentation

#### 19.19.2.1 `uint8_t _spare_t::align0[4]`

4 bytes align since we have 8 byte of meta-data in each sub-sector

Definition at line 63 of file `devio.h`.

### 19.19.2.2 `uint8_t _spare_t::align1[2]`

2 bytes align since we have 8 byte of meta-data in each sub-sector

Definition at line 69 of file `devio.h`.

### 19.19.2.3 `uint8_t _spare_t::align2[4]`

4 bytes align since we have 8 byte of meta-data in each sub-sector

Definition at line 74 of file `devio.h`.

### 19.19.2.4 `uint32_t _spare_t::cluster`

Cluster number

Definition at line 73 of file `devio.h`.

### 19.19.2.5 `uint32_t _spare_t::erasesig[2]`

The erase signature created by `devio_eraseblk`

Definition at line 78 of file `devio.h`.

### 19.19.2.6 `uint16_t _spare_t::fid`

File id

Definition at line 68 of file `devio.h`.

### 19.19.2.7 `uint16_t _spare_t::nclusters`

Number of clusters

Definition at line 62 of file `devio.h`.

### 19.19.2.8 `uint32_t _spare_t::sequence`

Sequence number

Definition at line 67 of file `devio.h`.

### 19.19.2.9 uint8\_t \_spare\_t::status

Factory marking for bad block (0xff == GOOD)

Definition at line 60 of file devio.h.

### 19.19.2.10 uint8\_t \_spare\_t::status2

For 16 bit wide parts

Definition at line 61 of file devio.h.

The documentation for this struct was generated from the following file:

- [src/hardware/etfs/nand4096/imx-micron/devio.h](#)

## 19.20 imx\_card Struct Reference

```
#include <src/hardware/deva/ctrl/mx/imx_sai_dll.h>
```

### Data Fields

- [ado\\_mutex\\_t lock](#)
- [ado\\_pcm\\_t \\* pcm](#)
- [ado\\_mixer\\_t \\* mixer](#)
- [imx\\_stream\\_t strm](#) [2]
- [dma\\_functions\\_t sdmafuncs](#)
- [imx\\_sai\\_data\\_t sai](#)
- [char mixeropts](#) [100+1]
- [uint8\\_t i2c\\_dev](#)
- [uint32\\_t sys\\_clk](#)

### 19.20.1 Detailed Description

IMX Card data structure.

Definition at line 134 of file imx\_sai\_dll.h.

### 19.20.2 Field Documentation

#### 19.20.2.1 uint8\_t imx\_card::i2c\_dev

i2c device instance number.

Definition at line 145 of file imx\_sai\_dll.h.

### 19.20.2.2 `ado_mutex_t imx_card::lock`

Mutex for hardware and common data lock.

Definition at line 135 of file `imx_sai_dll.h`.

### 19.20.2.3 `ado_mixer_t* imx_card::mixer`

Mixer data.

Definition at line 137 of file `imx_sai_dll.h`.

### 19.20.2.4 `char imx_card::mixeropts[100+1]`

Mixer Specific Options.

Definition at line 143 of file `imx_sai_dll.h`.

### 19.20.2.5 `ado_pcm_t* imx_card::pcm`

PCM data.

Definition at line 136 of file `imx_sai_dll.h`.

### 19.20.2.6 `imx_sai_data_t imx_card::sai`

SAI peripheral data.

Definition at line 140 of file `imx_sai_dll.h`.

### 19.20.2.7 `dma_functions_t imx_card::sdmafuncs`

DMA functions.

Definition at line 139 of file `imx_sai_dll.h`.

### 19.20.2.8 `imx_stream_t imx_card::strm[2]`

Tx and Rx stream structure.

Definition at line 138 of file `imx_sai_dll.h`.

### 19.20.2.9 uint32\_t imx\_card::sys\_clk

System clock frequency in Hz.

Definition at line 146 of file `imx_sai_dll.h`.

The documentation for this struct was generated from the following file:

- [src/hardware/deva/ctrl/mx/imx\\_sai\\_dll.h](#)

## 19.21 imx\_qspi\_lutx\_t Union Reference

```
#include <src/hardware/flash/boards/qspi-imx/imx_fc_qspi.h>
```

### 19.21.1 Detailed Description

LUT entry

Definition at line 35 of file `imx_fc_qspi.h`.

The documentation for this union was generated from the following file:

- [src/hardware/flash/boards/qspi-imx/imx\\_fc\\_qspi.h](#)

## 19.22 imx\_sai\_data Struct Reference

```
#include <src/hardware/deva/ctrl/mx/imx_sai_dll.h>
```

### Data Fields

- [uint32\\_t base](#)
- [imx\\_sai\\_t \\* reg](#)
- [imx\\_sai\\_sync\\_mode\\_t xfer\\_sync\\_mode](#)
- [imx\\_sai\\_xfer\\_config\\_t cfg](#) [2]

### 19.22.1 Detailed Description

IMX SAI data structure.

Definition at line 121 of file `imx_sai_dll.h`.



## 19.22.2 Field Documentation

### 19.22.2.1 uint32\_t imx\_sai\_data::base

SAI Peripheral base address.

Definition at line 122 of file imx\_sai\_dll.h.

### 19.22.2.2 imx\_sai\_xfer\_config\_t imx\_sai\_data::cfg[2]

SAI transfer config for Tx and Rx.

Definition at line 129 of file imx\_sai\_dll.h.

### 19.22.2.3 imx\_sai\_t\* imx\_sai\_data::reg

SAI Peripheral registers structure Tx:[0] Rx:[1].

Definition at line 123 of file imx\_sai\_dll.h.

### 19.22.2.4 imx\_sai\_sync\_mode\_t imx\_sai\_data::xfer\_sync\_mode

SAI TX RX xfer synchronization.

Definition at line 128 of file imx\_sai\_dll.h.

The documentation for this struct was generated from the following file:

- [src/hardware/deva/ctrl/mx/imx\\_sai\\_dll.h](#)

## 19.23 imx\_sai\_xfer\_config Struct Reference

```
#include <src/hardware/deva/ctrl/mx/imx_sai_dll.h>
```

### Data Fields

- [imx\\_sai\\_mode\\_t mode](#)
- [imx\\_sai\\_protocol\\_t protocol](#)
- int [sample\\_rate](#)
- int [sample\\_rate\\_min](#)
- int [sample\\_rate\\_max](#)
- int [sample\\_size](#)
- int [voices](#)
- int [nslots](#)
- uint8\_t [clk\\_pol](#)
- uint8\_t [sync\\_pol](#)
- uint8\_t [bit\\_delay](#)
- uint8\_t [sync\\_len](#)
- uint8\_t [msel](#)

## 19.23.1 Detailed Description

IMX SAI transfer configuration structure.

Definition at line 104 of file imx\_sai\_dll.h.

## 19.23.2 Field Documentation

### 19.23.2.1 `uint8_t imx_sai_xfer_config::bit_delay`

Bit clock delay 0,1. Allows early frame sync.

Definition at line 115 of file imx\_sai\_dll.h.

### 19.23.2.2 `uint8_t imx_sai_xfer_config::clk_pol`

Bit clock polarity.

Definition at line 113 of file imx\_sai\_dll.h.

### 19.23.2.3 `imx_sai_mode_t imx_sai_xfer_config::mode`

SAI Master/Slave mode.

Definition at line 105 of file imx\_sai\_dll.h.

### 19.23.2.4 `uint8_t imx_sai_xfer_config::msel`

MCLK select. See chip specific information in RM.

Definition at line 117 of file imx\_sai\_dll.h.

### 19.23.2.5 `int imx_sai_xfer_config::nslots`

Number of slots.

Definition at line 112 of file imx\_sai\_dll.h.

### 19.23.2.6 `imx_sai_protocol_t imx_sai_xfer_config::protocol`

SAI protocol.

Definition at line 106 of file imx\_sai\_dll.h.

### 19.23.2.7 int imx\_sai\_xfer\_config::sample\_rate

SAI sample rate in Hz.

Definition at line 107 of file imx\_sai\_dll.h.

### 19.23.2.8 int imx\_sai\_xfer\_config::sample\_rate\_max

Highest supported sample rate in Hz.

Definition at line 109 of file imx\_sai\_dll.h.

### 19.23.2.9 int imx\_sai\_xfer\_config::sample\_rate\_min

Lowest supported sample rate in Hz.

Definition at line 108 of file imx\_sai\_dll.h.

### 19.23.2.10 int imx\_sai\_xfer\_config::sample\_size

Sample size.

Definition at line 110 of file imx\_sai\_dll.h.

### 19.23.2.11 uint8\_t imx\_sai\_xfer\_config::sync\_len

Frame sync len.

Definition at line 116 of file imx\_sai\_dll.h.

### 19.23.2.12 uint8\_t imx\_sai\_xfer\_config::sync\_pol

Bit clock synchronization polarity.

Definition at line 114 of file imx\_sai\_dll.h.

### 19.23.2.13 int imx\_sai\_xfer\_config::voices

Number of voices.

Definition at line 111 of file imx\_sai\_dll.h.

The documentation for this struct was generated from the following file:

- [src/hardware/deva/ctrl/mx/imx\\_sai\\_dll.h](#)

## 19.24 imx\_stream Struct Reference

```
#include <src/hardware/deva/ctrl/mx/imx_sai_dll.h>
```

### Data Fields

- [imx\\_stream\\_pcm\\_t pcm](#)
- volatile [imx\\_stream\\_status\\_t status](#)
- [imx\\_stream\\_dma\\_t dma](#)

### 19.24.1 Detailed Description

IMX stream data structure.

Definition at line 77 of file `imx_sai_dll.h`.

### 19.24.2 Field Documentation

#### 19.24.2.1 imx\_stream\_dma\_t imx\_stream::dma

DMA related data.

Definition at line 80 of file `imx_sai_dll.h`.

#### 19.24.2.2 imx\_stream\_pcm\_t imx\_stream::pcm

ADO PCM stream data.

Definition at line 78 of file `imx_sai_dll.h`.

#### 19.24.2.3 volatile imx\_stream\_status\_t imx\_stream::status

Stream status.

Definition at line 79 of file `imx_sai_dll.h`.

The documentation for this struct was generated from the following file:

- `src/hardware/deva/ctrl/mx/imx_sai_dll.h`

## 19.25 imx\_stream\_dma Struct Reference

```
#include <src/hardware/deva/ctrl/mx/imx_sai_dll.h>
```

## Data Fields

- uint32\_t [event\\_num](#)
- uint32\_t [chnl\\_type](#)
- void \* [chn](#)
- dma\_addr\_t \* [buf](#)
- struct sigevent [event](#)
- void \* [pulse](#)

### 19.25.1 Detailed Description

IMX stream DMA data.

Definition at line 59 of file `imx_sai_dll.h`.

### 19.25.2 Field Documentation

#### 19.25.2.1 `dma_addr_t* imx_stream_dma::buf`

DMA buffer allocated by the driver.

Definition at line 63 of file `imx_sai_dll.h`.

#### 19.25.2.2 `void* imx_stream_dma::chn`

DMA channel for transfer.

Definition at line 62 of file `imx_sai_dll.h`.

#### 19.25.2.3 `uint32_t imx_stream_dma::chnl_type`

DMA channel type.

Definition at line 61 of file `imx_sai_dll.h`.

#### 19.25.2.4 `struct sigevent imx_stream_dma::event`

DMA event associated with SAI.

Definition at line 64 of file `imx_sai_dll.h`.

#### 19.25.2.5 `uint32_t imx_stream_dma::event_num`

DMA peripheral request number.

Definition at line 60 of file `imx_sai_dll.h`.

### 19.25.2.6 void\* imx\_stream\_dma::pulse

DMA pulse handler for pulse receive.

Definition at line 65 of file imx\_sai\_dll.h.

The documentation for this struct was generated from the following file:

- [src/hardware/deva/ctrl/mx/imx\\_sai\\_dll.h](#)

## 19.26 imx\_stream\_pcm Struct Reference

```
#include <src/hardware/deva/ctrl/mx/imx_sai_dll.h>
```

### Data Fields

- [ado\\_pcm\\_subchn\\_t \\* subchn](#)
- [ado\\_pcm\\_cap\\_t caps](#)
- [ado\\_pcm\\_hw\\_t funcs](#)
- [ado\\_pcm\\_config\\_t \\* config](#)

### 19.26.1 Detailed Description

PCM stream data structure.

Definition at line 69 of file imx\_sai\_dll.h.

### 19.26.2 Field Documentation

#### 19.26.2.1 ado\_pcm\_cap\_t imx\_stream\_pcm::caps

Data structure of capabilities of a PCM device.

Definition at line 71 of file imx\_sai\_dll.h.

#### 19.26.2.2 ado\_pcm\_config\_t\* imx\_stream\_pcm::config

Data structure that describes the configuration of a PCM subchannel.

Definition at line 73 of file imx\_sai\_dll.h.

### 19.26.2.3 ado\_pcm\_hw\_t imx\_stream\_pcm::funcs

Data structure of callbacks for PCM devices.

Definition at line 72 of file imx\_sai\_dll.h.

### 19.26.2.4 ado\_pcm\_subchn\_t\* imx\_stream\_pcm::subchn

Pointer to subchannel structure.

Definition at line 70 of file imx\_sai\_dll.h.

The documentation for this struct was generated from the following file:

- [src/hardware/deva/ctrl/mx/imx\\_sai\\_dll.h](#)

## 19.27 microcode\_info\_t Struct Reference

```
#include <src/lib/dma/sdma/sdma.h>
```

### Data Fields

- `const uint16_t * p`
- `uint32_t addr`
- `uint32_t size`

### 19.27.1 Detailed Description

Microcode info structure (SDMA image info).

Definition at line 225 of file sdma.h.

### 19.27.2 Field Documentation

#### 19.27.2.1 uint32\_t microcode\_info\_t::addr

Address of the SDMA RAM image in the SDMA engine address space.

Definition at line 227 of file sdma.h.

#### 19.27.2.2 const uint16\_t\* microcode\_info\_t::p

Address of the SDMA RAM image in the process address space.

Definition at line 226 of file sdma.h.

### 19.27.2.3 `uint32_t microcode_info_t::size`

Size of SDMA RAM image.

Definition at line 228 of file `sdma.h`.

The documentation for this struct was generated from the following file:

- `src/lib/dma/sdma/sdma.h`

## 19.28 `my_pulse_struct` Struct Reference

### 19.28.1 Detailed Description

Pulse structure.

Definition at line 37 of file `pulse.c`.

The documentation for this struct was generated from the following file:

- `src/hardware/deva/ctrl/mx/pulse.c`

## 19.29 `sdma_bd_cmd_and_status_s` Struct Reference

```
#include <src/lib/dma/sdma/sdma.h>
```

### 19.29.1 Detailed Description

SDMA Buffer descriptor Command register bits definition \*

Definition at line 168 of file `sdma.h`.

### 19.29.2 Field Documentation

#### 19.29.2.1 `uint32_t sdma_bd_cmd_and_status_s::C`

Wrap. Indicates if this buffer descriptor is the last one for the channel control block.

Definition at line 175 of file `sdma.h`.



### 19.29.2.2 uint32\_t sdma\_bd\_cmd\_and\_status\_s::COMMAND

Extended. When this bit is set, the extended buffer address of the buffer descriptor is used.

Definition at line 181 of file sdma.h.

### 19.29.2.3 uint32\_t sdma\_bd\_cmd\_and\_status\_s::D

Count. Indicates the size of the data to be transmitted, the size of the data buffer pointed to by the buffer descriptor.

Definition at line 173 of file sdma.h.

### 19.29.2.4 uint32\_t sdma\_bd\_cmd\_and\_status\_s::E

Reserved

Definition at line 180 of file sdma.h.

### 19.29.2.5 uint32\_t sdma\_bd\_cmd\_and\_status\_s::I

Continuous. This buffer is allowed to receive multiple transmit buffers or is allowed to transmit to multiple receive buffers.

Definition at line 176 of file sdma.h.

### 19.29.2.6 uint32\_t sdma\_bd\_cmd\_and\_status\_s::L

Error. Indicates an error occurred on the channel's buffer descriptor requested command.

Definition at line 178 of file sdma.h.

### 19.29.2.7 uint32\_t sdma\_bd\_cmd\_and\_status\_s::R

Interrupt. When SDMA has finished to process data transfer attached to this buffer descriptor, send an interrupt to the ARM platform.

Definition at line 177 of file sdma.h.

### 19.29.2.8 `uint32_t sdma_bd_cmd_and_status_s::Reserved_22`

Last Buffer Descriptor.

Definition at line 179 of file `sdma.h`.

### 19.29.2.9 `uint32_t sdma_bd_cmd_and_status_s::W`

Done. Indicates the "ownership" of the buffer descriptor. When D=0 the ARM owns the buffer descriptor; when D=1 SDMA owns the buffer descriptor.

Definition at line 174 of file `sdma.h`.

The documentation for this struct was generated from the following file:

- `src/lib/dma/sdma/sdma.h`

## 19.30 `sdma_bd_t` Struct Reference

```
#include <src/lib/dma/sdma/sdma.h>
```

### Data Fields

- `uint32_t buf_paddr`
- `uint32_t ext_buf_paddr`

### 19.30.1 Detailed Description

Buffer Descriptor Structure

Definition at line 189 of file `sdma.h`.

### 19.30.2 Field Documentation

#### 19.30.2.1 `uint32_t sdma_bd_t::buf_paddr`

Command and status register.

Definition at line 191 of file `sdma.h`.

### 19.30.2.2 uint32\_t sdma\_bd\_t::ext\_buf\_paddr

Buffer physical address.

Definition at line 192 of file sdma.h.

The documentation for this struct was generated from the following file:

- [src/lib/dma/sdma/sdma.h](#)

## 19.31 sdma\_ccb\_t Struct Reference

```
#include <src/lib/dma/sdma/sdma.h>
```

### 19.31.1 Detailed Description

Channel Control Block Structure.

Definition at line 203 of file sdma.h.

The documentation for this struct was generated from the following file:

- [src/lib/dma/sdma/sdma.h](#)

## 19.32 sdma\_ch\_ctx\_t Struct Reference

```
#include <src/lib/dma/sdma/sdma.h>
```

### Data Fields

- uint32\_t [pc](#)
- uint32\_t [spc](#)
- uint32\_t [g\\_reg](#) [8]
- uint32\_t [dma\\_xfer\\_regs](#) [14]
- uint32\_t [scratch](#) [8]

### 19.32.1 Detailed Description

SDMA Channel context structure. It contains SDMA internal registers (General registers, pc, epc, rpc, DF, SF, T, MSA, MDA, ...).

Definition at line 214 of file sdma.h.

## 19.32.2 Field Documentation

### 19.32.2.1 `uint32_t sdma_ch_ctx_t::dma_xfer_regs[14]`

Functional units state registers

Definition at line 218 of file `sdma.h`.

### 19.32.2.2 `uint32_t sdma_ch_ctx_t::g_reg[8]`

General purpose registers

Definition at line 217 of file `sdma.h`.

### 19.32.2.3 `uint32_t sdma_ch_ctx_t::pc`

Bits description: 31:SF, 29-16:RPC, 15:T, 13-0:PC

Definition at line 215 of file `sdma.h`.

### 19.32.2.4 `uint32_t sdma_ch_ctx_t::scratch[8]`

Scratch RAM

Definition at line 219 of file `sdma.h`.

### 19.32.2.5 `uint32_t sdma_ch_ctx_t::spc`

Bits description: 31-30:LM, 29-16:EPC, 15:DF, 13-0:SPC

Definition at line 216 of file `sdma.h`.

The documentation for this struct was generated from the following file:

- `src/lib/dma/sdma/sdma.h`

## 19.33 `sdma_scriptinfo_t` Struct Reference

```
#include <src/lib/dma/sdma/sdma.h>
```

### Data Fields

- `uint32_t script_addr_arr` [255]
- `microcode_info_t ram_microcode_info`

### 19.33.1 Detailed Description

SDMA scripts info structure

Definition at line 234 of file sdma.h.

### 19.33.2 Field Documentation

#### 19.33.2.1 microcode\_info\_t sdma\_scriptinfo\_t::ram\_microcode\_info

SDMA RAM image info

Definition at line 236 of file sdma.h.

#### 19.33.2.2 uint32\_t sdma\_scriptinfo\_t::script\_addr\_arr[255]

SDMA scripts address array

Definition at line 235 of file sdma.h.

The documentation for this struct was generated from the following file:

- [src/lib/dma/sdma/sdma.h](#)

## 19.34 sdma\_shmem\_t Struct Reference

```
#include <src/lib/dma/sdma/sdma.h>
```

### Data Fields

- [off64\\_t paddr64](#)
- [sdma\\_ccb\\_t ccb\\_arr](#) [32]

### 19.34.1 Detailed Description

SDAM library shared data structure.

Definition at line 242 of file sdma.h.

### 19.34.2 Field Documentation

#### 19.34.2.1 sdma\_ccb\_t sdma\_shmem\_t::ccb\_arr[32]

Channel control block(CCB) array.

Definition at line 248 of file sdma.h.

### 19.34.2.2 `off64_t sdma_shmem_t::paddr64`

Physical address of CCB array (`ccb_arr`).

Definition at line 247 of file `sdma.h`.

The documentation for this struct was generated from the following file:

- `src/lib/dma/sdma/sdma.h`

## 19.35 `wm8960_context` Struct Reference

```
#include <src/hardware/deva/ctrl/mx/nto/arm/dll.le.v7.sai_wm8960/wm8960.h>
```

### Data Fields

- char `i2c_num`
- int `i2c_fd`
- uint32\_t `mclk`
- uint32\_t `sample_rate`
- uint8\_t `sample_size`
- uint8\_t `use_dac_lrck`
- uint16\_t `dac_mute`
- uint16\_t `adc_mute`
- uint16\_t `hp_mute`
- uint16\_t `spk_mute`
- uint8\_t `spk_volume` [2]
- uint8\_t `hp_volume` [2]
- uint8\_t `dac_volume` [2]
- uint8\_t `adc_volume` [2]
- uint16\_t `regs` [56]

### 19.35.1 Detailed Description

WM8960 mixer context structure

Definition at line 291 of file `wm8960.h`.

### 19.35.2 Field Documentation

#### 19.35.2.1 `uint16_t wm8960_context::adc_mute`

ADC mute state

Definition at line 301 of file `wm8960.h`.

**19.35.2.2 uint8\_t wm8960\_context::adc\_volume[2]**

ADC volume

Definition at line 308 of file wm8960.h.

**19.35.2.3 uint16\_t wm8960\_context::dac\_mute**

DAC mute state

Definition at line 300 of file wm8960.h.

**19.35.2.4 uint8\_t wm8960\_context::dac\_volume[2]**

DAC volume

Definition at line 307 of file wm8960.h.

**19.35.2.5 uint16\_t wm8960\_context::hp\_mute**

Headphone mute state

Definition at line 302 of file wm8960.h.

**19.35.2.6 uint8\_t wm8960\_context::hp\_volume[2]**

Headphone volume

Definition at line 306 of file wm8960.h.

**19.35.2.7 int wm8960\_context::i2c\_fd**

I2C device handle

Definition at line 294 of file wm8960.h.

**19.35.2.8 char wm8960\_context::i2c\_num**

I2C bus number

Definition at line 293 of file wm8960.h.

### 19.35.2.9 uint32\_t wm8960\_context::mclk

External SYS\_MCLK frequency

Definition at line 295 of file wm8960.h.

### 19.35.2.10 uint16\_t wm8960\_context::regs[56]

Stores WM8960 register states

Definition at line 310 of file wm8960.h.

### 19.35.2.11 uint32\_t wm8960\_context::sample\_rate

Sample rate

Definition at line 296 of file wm8960.h.

### 19.35.2.12 uint8\_t wm8960\_context::sample\_size

Sample size

Definition at line 297 of file wm8960.h.

### 19.35.2.13 uint16\_t wm8960\_context::spk\_mute

Speaker mute state a

Definition at line 303 of file wm8960.h.

### 19.35.2.14 uint8\_t wm8960\_context::spk\_volume[2]

Speaker volume

Definition at line 305 of file wm8960.h.

### 19.35.2.15 uint8\_t wm8960\_context::use\_dac\_lrck

Set to 1 when ADC uses DAC LRCK pin

Definition at line 298 of file wm8960.h.

The documentation for this struct was generated from the following file:

- [src/hardware/deva/ctrl/mx/nto/arm/dll.le.v7.sai\\_wm8960/wm8960.h](#)



## Chapter 20

# File Documentation

### 20.1 src/hardware/can/imx/canimx.c File Reference

```
#include <stdlib.h>
#include <stdio.h>
#include <stdint.h>
#include <errno.h>
#include <malloc.h>
#include <string.h>
#include <devctl.h>
#include <atomic.h>
#include <unistd.h>
#include <gulliver.h>
#include <sys/mman.h>
#include <hw/inout.h>
#include "canimx.h"
#include "proto.h"
#include <sys/types.h>
#include <sys/stat.h>
#include <fcntl.h>
```

### Functions

- void [can\\_tx](#) (CANDEV\_FLEXCAN \*cdev, canmsg\_t \*txmsg)
- void [can\\_debug](#) (CANDEV\_FLEXCAN \*dev)
- void [can\\_print\\_mailbox](#) (CANDEV\_FLEXCAN\_INFO \*devinfo)
- void [can\\_print\\_reg](#) (CANDEV\_FLEXCAN\_INFO \*devinfo)
- void [set\\_port32](#) (unsigned port, uint32\_t mask, uint32\_t data)
- const struct sigevent \* [can\\_intr](#) (void \*area, int id)
- void [can\\_drvr\\_transmit](#) (CANDEV \*cdev)
- int [can\\_drvr\\_devctl](#) (CANDEV \*cdev, int dcmd, DCMD\_DATA \*data)
- void [can\\_init\\_intr](#) (CANDEV\_FLEXCAN\_INFO \*devinfo, CANDEV\_FLEXCAN\_INIT \*devinit, uint32\_t mdriver\_intr)
- void [can\\_init\\_hw](#) (CANDEV\_FLEXCAN\_INFO \*devinfo, CANDEV\_FLEXCAN\_INIT \*devinit)

## 20.2 src/hardware/can/imx/canimx.h File Reference

```
#include <hw/imx_can.h>
```

### Functions

- void [can\\_drvr\\_transmit](#) (CANDEV \*cdev)
- int [can\\_drvr\\_devctl](#) (CANDEV \*cdev, int dcmd, DCMD\_DATA \*data)
- void [can\\_init\\_hw](#) (CANDEV\_FLEXCAN\_INFO \*devinfo, CANDEV\_FLEXCAN\_INIT \*devinit)
- void [can\\_init\\_intr](#) (CANDEV\_FLEXCAN\_INFO \*devinfo, CANDEV\_FLEXCAN\_INIT \*devinit, uint32\_t mdriver\_intr)
- void [can\\_print\\_reg](#) (CANDEV\_FLEXCAN\_INFO \*devinfo)
- void [can\\_print\\_mailbox](#) (CANDEV\_FLEXCAN\_INFO \*devinfo)
- void [set\\_port32](#) (unsigned port, uint32\_t mask, uint32\_t data)

## 20.3 src/hardware/can/imx/driver.c File Reference

```
#include <stdlib.h>
#include <stdio.h>
#include <errno.h>
#include <malloc.h>
#include <string.h>
#include <sys/mman.h>
#include <unistd.h>
#include <hw/inout.h>
#include <sys/syspage.h>
#include <inttypes.h>
#include <hw/sysinfo.h>
#include <drvvr/hwinfo.h>
#include "canimx.h"
#include "proto.h"
```

### Functions

- void [device\\_init](#) (int argc, char \*argv[ ])
- void [create\\_device](#) (CANDEV\_FLEXCAN\_INIT \*devinit)
- int [main](#) (int argc, char \*argv[ ])

## 20.4 src/hardware/can/imx/mdriver.c File Reference

```
#include <stdlib.h>
#include <stdio.h>
#include <errno.h>
#include <malloc.h>
#include <string.h>
#include <sys/mman.h>
#include <unistd.h>
#include <hw/inout.h>
#include <sys/syspage.h>
#include "canimx.h"
```

## Functions

- void [mdriver\\_print\\_data](#) (CANDEV\_FLEXCAN\_INFO \*devinfo)
- int [mdriver\\_init](#) (CANDEV\_FLEXCAN\_INFO \*devinfo, CANDEV\_FLEXCAN\_INIT \*devinit)
- int [mdriver\\_find\\_mbxid](#) (CANDEV\_FLEXCAN\_INFO \*devinfo, uint32\_t canmid)
- void [mdriver\\_init\\_data](#) (CANDEV\_FLEXCAN\_INFO \*devinfo, CANDEV\_FLEXCAN\_INIT \*devinit)

## 20.5 src/hardware/can/public/hw/imx\_can.h File Reference

```
#include <hw/libcan.h>
#include <hw/mini_driver.h>
#include <arm/imx/imx_flexcan.h>
```

## 20.6 src/hardware/deva/ctrl/mx/imx\_sai\_dll.c File Reference

```
#include <stdio.h>
#include <pthread.h>
#include <stdlib.h>
#include <unistd.h>
#include <stdint.h>
#include <string.h>
#include <time.h>
#include <sys/mman.h>
#include <hw/inout.h>
#include <sys/asoundlib.h>
#include <devctl.h>
#include <errno.h>
#include <sys/types.h>
#include <sys/stat.h>
#include <fcntl.h>
#include "imx_sai_dll.h"
```

## Functions

- int [imx\\_sai\\_set\\_clock\\_rate](#) (struct [imx\\_card](#) \*imx, int rate, [imx\\_txrx\\_index\\_t](#) idx)
- [int32\\_t imx\\_capabilities](#) (struct [imx\\_card](#) \*imx, [ado\\_pcm\\_t](#) \*pcm, [snd\\_pcm\\_channel\\_info\\_t](#) \*info)
- [int32\\_t imx\\_playback\\_acquire](#) (struct [imx\\_card](#) \*imx, struct [imx\\_stream](#) \*\*pc, [ado\\_pcm\\_config\\_t](#) \*config, [ado\\_pcm\\_subchn\\_t](#) \*subchn, [uint32\\_t](#) \*why\_failed)
- [int32\\_t imx\\_playback\\_release](#) (struct [imx\\_card](#) \*imx, struct [imx\\_stream](#) \*pc, [ado\\_pcm\\_config\\_t](#) \*config)
- [int32\\_t imx\\_capture\\_acquire](#) (struct [imx\\_card](#) \*imx, struct [imx\\_stream](#) \*\*pc, [ado\\_pcm\\_config\\_t](#) \*config, [ado\\_pcm\\_subchn\\_t](#) \*subchn, [uint32\\_t](#) \*why\_failed)
- [int32\\_t imx\\_capture\\_release](#) (struct [imx\\_card](#) \*imx, struct [imx\\_stream](#) \*pc, [ado\\_pcm\\_config\\_t](#) \*config)
- [int32\\_t imx\\_prepare](#) (struct [imx\\_card](#) \*imx, struct [imx\\_stream](#) \*pc, [ado\\_pcm\\_config\\_t](#) \*config)
- [int32\\_t imx\\_playback\\_trigger](#) (struct [imx\\_card](#) \*imx, struct [imx\\_stream](#) \*pc, [uint32\\_t](#) cmd)
- [int32\\_t imx\\_capture\\_trigger](#) (struct [imx\\_card](#) \*imx, struct [imx\\_stream](#) \*pc, [uint32\\_t](#) cmd)
- void [imx\\_play\\_pulse\\_hdlr](#) (struct [imx\\_card](#) \*imx, struct [sigevent](#) \*event)
- void [imx\\_cap\\_pulse\\_hdlr](#) (struct [imx\\_card](#) \*imx, struct [sigevent](#) \*event)
- int [imx\\_sai\\_init](#) (struct [imx\\_card](#) \*imx)
- void [ctrl\\_version](#) (int \*major, int \*minor, char \*date)
- void [imx\\_sai\\_config\\_default\\_protocol\\_flags](#) (struct [imx\\_card](#) \*imx)
- int [imx\\_parse\\_commandline](#) (struct [imx\\_card](#) \*imx, char \*args)
- int [ctrl\\_init](#) (struct [imx\\_card](#) \*\*hw\_context, [ado\\_card\\_t](#) \*card, char \*args)
- int [ctrl\\_destroy](#) (struct [imx\\_card](#) \*imx)

## 20.6.1 Detailed Description

i.MX SAI audio driver source file.

## 20.7 src/hardware/deva/ctrl/mx/imx\_sai\_dll.h File Reference

```
#include <audio_driver.h>
#include <hw/dma.h>
#include <string.h>
#include <proto.h>
#include <sys/hwinfo.h>
#include <drvvr/hwinfo.h>
#include "variant.h"
#include <arm/imx/imx_sai.h>
```

### Data Structures

- struct [imx\\_stream\\_dma](#)
- struct [imx\\_stream\\_pcm](#)
- struct [imx\\_stream](#)
- struct [imx\\_sai\\_xfer\\_config](#)
- struct [imx\\_sai\\_data](#)
- struct [imx\\_card](#)

### Typedefs

- typedef enum [imx\\_stream\\_status](#) [imx\\_stream\\_status\\_t](#)
- typedef struct [imx\\_stream\\_dma](#) [imx\\_stream\\_dma\\_t](#)
- typedef struct [imx\\_stream\\_pcm](#) [imx\\_stream\\_pcm\\_t](#)
- typedef enum [imx\\_sai\\_mode](#) [imx\\_sai\\_mode\\_t](#)
- typedef enum [imx\\_sai\\_protocol](#) [imx\\_sai\\_protocol\\_t](#)
- typedef enum [imx\\_sai\\_sync\\_mode](#) [imx\\_sai\\_sync\\_mode\\_t](#)
- typedef struct [imx\\_sai\\_xfer\\_config](#) [imx\\_sai\\_xfer\\_config\\_t](#)
- typedef struct [imx\\_sai\\_data](#) [imx\\_sai\\_data\\_t](#)

### Enumerations

#### 20.7.1 Detailed Description

i.MX SAI audio driver header file.

## 20.8 src/hardware/deva/ctrl/mx/nto/arm/dll.le.v7.sai\_wm8960/variant.h File Reference

### Functions

- int `codec_set_rate` (HW\_CONTEXT\_T \*mx)
- int `codec_mixer` (ado\_card\_t \*card, HW\_CONTEXT\_T \*mx)

### 20.8.1 Detailed Description

Driver configuration header file.

## 20.9 src/hardware/flash/boards/qspi-imx/arm/le.v7/variant.h File Reference

```
#include <assert.h>
#include <stdio.h>
#include <stdlib.h>
#include <stdint.h>
#include <errno.h>
#include <pthread.h>
#include <unistd.h>
#include <string.h>
#include <sys/mman.h>
#include <sys/neutrino.h>
#include <hw/inout.h>
#include <hw/spi-master.h>
#include <arm/imx/imx_qspi.h>
```

### Macros

- #define `CLOCK_RATE` 240000000  
*Peripheral input clock - see startup for details.*
- #define `SIO3_MUX_PHYS_ADDR` 0x30330040  
*SW\_MUX\_CTL\_PAD\_EPDC\_DATA03.*
- #define `SIO3_PAD_PHYS_ADDR` 0x303302B0  
*SW\_PAD\_CTL\_PAD\_EPDC\_DATA03.*
- #define `PAGE_SIZE` 256  
*Page size in Bytes.*
- #define `SECTOR_SIZE` 256  
*Number of pages in one sector.*
- #define `TOTAL_SIZE` 1024  
*Number of sectors.*
- #define `DIE_NUMBER` 1  
*Number of die in connected memory/memories.*

- #define `ADDR_MODE_4BYTE` 32  
*32 bit address*
- #define `SCLK_FREQ` (`CLOCK_RATE` / 4)  
*Peripheral input clock / QSPI in-build divider.*
- #define `DEVICE_ID` 0x20  
*Memory type.*
- #define `MAN_ID` 0xC2  
*Manufacturer identification.*
- #define `PWR2_SIZE_UNIT` 16  
*64kB erase sector size (fs unit size)*

## 20.10 src/hardware/deva/ctrl/mx/nto/arm/dll.le.v7.sai\_wm8960/wm8960 File Reference

```
#include <audio_driver.h>
#include <string.h>
#include <hw/i2c.h>
#include <stdint.h>
#include "imx_sai_dll.h"
#include "wm8960.h"
```

### Functions

- int `codec_set_rate` (`HW_CONTEXT_T *mx`)
- int `codec_mixer` (`ado_card_t *card`, `HW_CONTEXT_T *mx`)

### 20.10.1 Detailed Description

WM8960 driver source file.

## 20.11 src/hardware/deva/ctrl/mx/nto/arm/dll.le.v7.sai\_wm8960/wm8960 File Reference

```
#include "variant.h"
```

### Data Structures

- struct `wm8960_context`

## Macros

- #define [WM8960\\_AVDD](#) 3300
- #define [WM8960\\_ANALOG\\_BIAS\\_THRESH](#) 3000
- #define [WM8960\\_SLAVE\\_ADDR](#) (0x34 >> 1)

## Typedefs

- typedef struct [wm8960\\_context](#) [wm8960\\_context\\_t](#)

## Functions

- int [codec\\_set\\_rate](#) (HW\_CONTEXT\_T \*mx)
- int [codec\\_mixer](#) (ado\_card\_t \*card, HW\_CONTEXT\_T \*mx)

### 20.11.1 Detailed Description

WM8960 driver header file.

## 20.12 src/hardware/deva/ctrl/mx/proto.h File Reference

### Functions

- int [my\\_detach\\_pulse](#) (void \*\*x)

### 20.12.1 Detailed Description

i.MX SAI audio driver header file.

## 20.13 src/hardware/i2c/imx/proto.h File Reference

```
#include <assert.h>
#include <stdio.h>
#include <stdlib.h>
#include <stdint.h>
#include <string.h>
#include <errno.h>
#include <unistd.h>
#include <sys/neutrino.h>
#include <sys/mman.h>
#include <hw/inout.h>
#include <hw/i2c.h>
#include <sys/hwinfo.h>
#include <drvr/hwinfo.h>
#include <sys/slog.h>
#include <sys/slogcodes.h>
#include <arm/imx/imx_i2c.h>
```

## Data Structures

- struct [\\_imx\\_dev](#)

## Typedefs

- typedef struct [\\_imx\\_dev](#) [imx\\_dev\\_t](#)

## Functions

- void \* [imx\\_init](#) (int argc, char \*argv[])
- void [imx\\_fini](#) (void \*hdl)
- int [imx\\_options](#) ([imx\\_dev\\_t](#) \*dev, int argc, char \*argv[])
- int [imx\\_wait\\_bus\\_not\\_busy](#) ([imx\\_dev\\_t](#) \*dev)
- int [imx\\_set\\_slave\\_addr](#) (void \*hdl, unsigned int addr, [i2c\\_addrfmt\\_t](#) fmt)
- int [imx\\_set\\_bus\\_speed](#) (void \*hdl, unsigned int speed, unsigned int \*ospeed)
- int [imx\\_version\\_info](#) ([i2c\\_libversion\\_t](#) \*version)
- int [imx\\_driver\\_info](#) (void \*hdl, [i2c\\_driver\\_info\\_t](#) \*info)
- [i2c\\_status\\_t](#) [imx\\_recv](#) (void \*hdl, void \*buf, unsigned int len, unsigned int stop)
- [i2c\\_status\\_t](#) [imx\\_send](#) (void \*hdl, void \*buf, unsigned int len, unsigned int stop)
- [uint32\\_t](#) [imx\\_wait\\_status](#) ([imx\\_dev\\_t](#) \*dev)
- [i2c\\_status\\_t](#) [imx\\_sendaddr7](#) ([imx\\_dev\\_t](#) \*dev, unsigned addr, int read, int restart)
- [i2c\\_status\\_t](#) [imx\\_sendaddr10](#) ([imx\\_dev\\_t](#) \*dev, unsigned addr, int read, int restart)
- [i2c\\_status\\_t](#) [imx\\_sendbyte](#) ([imx\\_dev\\_t](#) \*dev, [uint8\\_t](#) byte)
- [i2c\\_status\\_t](#) [imx\\_recvbyte](#) ([imx\\_dev\\_t](#) \*dev, [uint8\\_t](#) \*byte, int nack, int stop)
- void [imx\\_i2c\\_reset](#) ([imx\\_dev\\_t](#) \*dev)

### 20.13.1 Detailed Description

i.MX I2C driver header file.

## 20.14 src/hardware/can/imx/proto.h File Reference

```
#include "canimx.h"
```

## Functions

- int [mdriver\\_init](#) ([CANDEV\\_FLEXCAN\\_INFO](#) \*devinfo, [CANDEV\\_FLEXCAN\\_INIT](#) \*devinit)
- void [mdriver\\_init\\_data](#) ([CANDEV\\_FLEXCAN\\_INFO](#) \*devinfo, [CANDEV\\_FLEXCAN\\_INIT](#) \*devinit)

## 20.15 src/hardware/devc/serial/imx/proto.h File Reference

## Functions

- void [ser\\_stty](#) ([DEV\\_MX1](#) \*dev)
- unsigned [options](#) (int argc, char \*argv[])



## 20.16 src/hardware/deva/ctrl/mx/pulse.c File Reference

```
#include "imx_sai_dll.h"
```

### Data Structures

- struct [my\\_pulse\\_struct](#)

### Functions

- int [my\\_attach\\_pulse](#) (void \*\*x, struct sigevent \*event, void(\*handler)(struct [imx\\_card](#) \*hw\_context, struct sigevent \*event), struct [imx\\_card](#) \*hw\_context)
- int [my\\_detach\\_pulse](#) (void \*\*x)

### 20.16.1 Detailed Description

i.MX SAI audio driver source file.

## 20.17 src/hardware/devc/serial/imx/pulse.c File Reference

```
#include "externs.h"
```

### Data Structures

- struct [my\\_pulse\\_struct](#)

### Functions

- int [my\\_attach\\_pulse](#) (void \*\*x, struct sigevent \*event, void(\*handler)(DEV\_MX1 \*dev, struct sigevent \*event), DEV\_MX1 \*dev)
- int [my\\_detach\\_pulse](#) (void \*\*x)

## 20.18 src/hardware/devb/sdmmc/arm/imx.le.v7/bs.c File Reference

```
#include <stdio.h>
#include <stdlib.h>
#include <string.h>
#include <errno.h>
#include <sys/mman.h>
#include <hw/inout.h>
#include <unistd.h>
#include <arm/imx/imx_gpio.h>
#include <arm/imx/imx_usdhc.h>
#include <imx_hc.h>
#include <bs.h>
```

## Functions

- int [my\\_getsubopt](#) (char \*\*optionp, char \*const \*tokens, char \*\*valuep)
- int [bs\\_event](#) (sdio\_hc\_t \*hc, sdio\_event\_t \*ev)

### 20.18.1 Detailed Description

Board specific interface

## 20.19 src/hardware/devb/sdmmc/arm/imx.le.v7/bs.h File Reference

```
#include <sys/utsname.h>
```

## Data Structures

- struct [\\_imx\\_ext](#)

## Typedefs

- typedef struct [\\_imx\\_ext](#) [imx\\_ext\\_t](#)

### 20.19.1 Detailed Description

Board specific interface

## 20.20 src/hardware/devb/sdmmc/sdiodi/hc/imx\_hc.c File Reference

```
#include <errno.h>
#include <string.h>
#include <stdlib.h>
#include <unistd.h>
#include <hw/inout.h>
#include <sys/mman.h>
#include <internal.h>
#include <sys/syspage.h>
#include <inttypes.h>
#include <arm/imx/imx_usdhc.h>
#include <imx_hc.h>
```

## Functions

- int [imx\\_sdhcx\\_dinit](#) (sdio\_hc\_t \*hc)
- int [imx\\_sdhcx\\_init](#) (sdio\_hc\_t \*hc)

### 20.20.1 Detailed Description

Host controller interface

## 20.21 src/hardware/devb/sdmmc/sdiodi/hc/imx\_hc.h File Reference

```
#include <internal.h>
```

## Data Structures

- struct [\\_imx\\_sdhcx\\_adma32\\_t](#)
- struct [\\_imx\\_usdhcx\\_hc](#)

## Typedefs

- typedef struct [\\_imx\\_sdhcx\\_adma32\\_t](#) [imx\\_sdhcx\\_adma32\\_t](#)
- typedef struct [\\_imx\\_usdhcx\\_hc](#) [imx\\_sdhcx\\_hc\\_t](#)

## Functions

- int [imx\\_sdhcx\\_init](#) (sdio\_hc\_t \*hc)
- int [imx\\_sdhcx\\_dinit](#) (sdio\_hc\_t \*hc)

### 20.21.1 Detailed Description

Host controller interface

## 20.22 src/hardware/devc/serial/imx/externs.c File Reference

```
#include "externs.h"
```

## 20.23 src/hardware/devc/serial/imx/externs.h File Reference

```
#include <stdio.h>
#include <errno.h>
#include <signal.h>
#include <malloc.h>
#include <string.h>
#include <fcntl.h>
#include <unistd.h>
#include <stdlib.h>
#include <sys/neutrino.h>
#include <termios.h>
#include <devctl.h>
#include <sys/dcmd_chr.h>
#include <sys/iomsg.h>
#include <atomic.h>
#include <hw/inout.h>
#include <arm/imx/imx_uart.h>
#include <sys/io-char.h>
#include <sys/hwinfo.h>
#include <drvr/hwinfo.h>
#include <pthread.h>
#include <sys/rsrddbmgr.h>
#include <sys/dispatch.h>
#include <sys/slog.h>
#include <sys/slogcodes.h>
#include "proto.h"
```

## 20.24 src/hardware/devc/serial/imx/intr.c File Reference

```
#include "externs.h"
```

## 20.25 src/hardware/devc/serial/imx/tedit.c File Reference

```
#include "externs.h"
```

### Functions

- int [edit](#) (TTYDEV \*dev, unsigned c)

## 20.26 src/hardware/devc/serial/imx/tto.c File Reference

```
#include "externs.h"
```

## Functions

- int [tto](#) (TTYDEV \*ttydev, int action, int arg1)
- void [ser\\_stty](#) (DEV\_MX1 \*dev)
- int [drain\\_check](#) (TTYDEV \*ttydev, uintptr\_t \*count)

## 20.27 src/hardware/devnp/imx/bsd\_media.c File Reference

```
#include <fec_imx.h>  
#include <device_qnx.h>
```

## Functions

- void [bsd\\_mii\\_mediastatus](#) (struct ifnet \*ifp, struct ifmediareq \*ifmr)
- int [bsd\\_mii\\_mediachange](#) (struct ifnet \*ifp)
- void [bsd\\_mii\\_initmedia](#) (imx\_fec\_dev\_t \*imx\_fec)

## 20.28 src/hardware/devnp/imx/detect.c File Reference

```
#include "fec_imx.h"  
#include <device_qnx.h>
```

## Functions

- void [dump\\_mbuf](#) (struct mbuf \*m, uint32\_t length)
- void \* [imx\\_rx\\_thread](#) (void \*arg)
- void [imx\\_rx\\_thread\\_quiesce](#) (void \*arg, int die)
- void [DumpMAC](#) (imx\_fec\_dev\_t \*imx\_fec)
- void [DumpPhy](#) (imx\_fec\_dev\_t \*imx\_fec)
- void [imx\\_speeduplex](#) (imx\_fec\_dev\_t \*imx\_fec)
- int [imx\\_detect](#) (void \*dll\_hdl, struct \_iopkt\_self \*iopkt, char \*options)

## 20.29 src/hardware/devnp/imx/devctl.c File Reference

```
#include "fec_imx.h"  
#include <net/ifdrvcom.h>  
#include <sys/sockio.h>  
#include <avb.h>
```

## Functions

- int [imx\\_ioctl](#) (struct ifnet \*ifp, unsigned long cmd, caddr\_t data)

## 20.30 src/hardware/devnp/imx/event.c File Reference

```
#include "fec_imx.h"
```

### Functions

- int [imx\\_process\\_queue](#) (void \*arg, struct nw\_work\_thread \*wtp)
- int [imx\\_enable\\_queue](#) (void \*arg)
- const struct sigevent \* [imx\\_isr](#) (void \*arg, int iid)
- int [imx\\_enable\\_interrupt](#) (void \*arg)
- int [imx\\_process\\_interrupt](#) (void \*arg, struct nw\_work\_thread \*wtp)

## 20.31 src/hardware/devnp/imx/fec\_imx.c File Reference

```
#include "fec_imx.h"
```

## 20.32 src/hardware/devnp/imx/fec\_imx.h File Reference

```
#include <io-pkt/iopkt_driver.h>
```

```

#include <errno.h>
#include <stdio.h>
#include <stdlib.h>
#include <string.h>
#include <unistd.h>
#include <sys/syslog.h>
#include <sys/slogcodes.h>
#include <sys/cache.h>
#include <sys/param.h>
#include <sys/syspage.h>
#include <sys/malloc.h>
#include <sys/mman.h>
#include <sys/io-pkt.h>
#include <sys/callout.h>
#include <sys/mbuf.h>
#include <sys/ioctl.h>
#include <sys/neutrino.h>
#include <sys/netmgr.h>
#include <netdrvr/mdi.h>
#include <netdrvr/eth.h>
#include <netdrvr/nicsupport.h>
#include <netdrvr/common.h>
#include <netdrvr/ptp.h>
#include <hw/nicinfo.h>
#include <net/if.h>
#include <net/if_dl.h>
#include <net/if_ether.h>
#include <net/if_types.h>
#include <quiesce.h>
#include <siglock.h>
#include <nw_thread.h>
#include <sys/device.h>
#include <net/if_media.h>
#include <dev/mii/miivar.h>
#include <sys/hwinfo.h>
#include <drvr/hwinfo.h>

```

## Functions

- const struct sigevent \* [imx\\_isr](#) (void \*arg, int iid)
- int [imx\\_enable\\_interrupt](#) (void \*arg)
- int [imx\\_process\\_interrupt](#) (void \*arg, struct nw\_work\_thread \*wtp)
- int [imx\\_enable\\_queue](#) (void \*arg)
- int [imx\\_process\\_queue](#) (void \*arg, struct nw\_work\_thread \*wtp)
- void [imx\\_set\\_multicast](#) (imx\_fec\_dev\_t \*)
- void [dump\\_mbuf](#) (struct mbuf \*m, uint32\_t length)
- int [imx\\_detect](#) (void \*dll\_hdl, struct \_iopkt\_self \*iopkt, char \*options)
- void [imx\\_speeduplex](#) (imx\_fec\_dev\_t \*imx\_fec)
- int [imx\\_ioctl](#) (struct ifnet \*ifp, unsigned long cmd, caddr\_t data)
- void [imx\\_start](#) (struct ifnet \*)
- void [imx\\_transmit\\_complete](#) (imx\_fec\_dev\_t \*, uint8\_t)
- int [imx\\_set\\_tx\\_bw](#) (imx\_fec\_dev\_t \*imx\_fec, struct ifdrv \*ifd)
- int [imx\\_output](#) (struct ifnet \*, struct mbuf \*, struct sockaddr \*, struct rentry \*)
- int [imx\\_receive](#) (imx\_fec\_dev\_t \*, struct nw\_work\_thread \*, uint8\_t)
- void [imx\\_MDI\\_MonitorPhy](#) (void \*)

- void [imx\\_init\\_phy](#) (imx\_fec\_dev\_t \*)
- int [imx\\_get\\_phy\\_addr](#) (imx\_fec\_dev\_t \*)
- int [imx\\_setup\\_phy](#) (imx\_fec\_dev\_t \*imx\_fec)
- void [imx\\_sabreauto\\_rework](#) (imx\_fec\_dev\_t \*imx\_fec)
- uint16\_t [imx\\_mii\\_read](#) (void \*handle, uint8\_t phy\_add, uint8\_t reg\_add)
- void [imx\\_mii\\_write](#) (void \*handle, uint8\_t phy\_add, uint8\_t reg\_add, uint16\_t data)
- void [imx\\_mii\\_callback](#) (void \*handle, uchar\_t phy, uchar\_t newstate)
- void [imx\\_bcm54220\\_phy\\_init](#) (imx\_fec\_dev\_t \*imx\_fec)
- void [imx\\_update\\_stats](#) (imx\_fec\_dev\_t \*)
- void [imx\\_clear\\_stats](#) (imx\_fec\_dev\_t \*)
- void [bsd\\_mii\\_initmedia](#) (imx\_fec\_dev\_t \*imx\_fec)
- int [imx\\_ptp\\_start](#) (imx\_fec\_dev\_t \*)
- void [imx\\_ptp\\_stop](#) (imx\_fec\_dev\_t \*)
- int [imx\\_ptp\\_is\\_eventmsg](#) (struct mbuf \*, ptpv2hdr\_t \*\*)
- void [imx\\_ptp\\_add\\_rx\\_timestamp](#) (imx\_fec\_dev\_t \*, ptpv2hdr\_t \*, mpc\_bd\_t \*)
- void [imx\\_ptp\\_add\\_tx\\_timestamp](#) (imx\_fec\_dev\_t \*, ptpv2hdr\_t \*, mpc\_bd\_t \*)
- int [imx\\_ptp\\_get\\_rx\\_timestamp](#) (imx\_fec\_dev\_t \*, ptp\_extts\_t \*)
- int [imx\\_ptp\\_get\\_tx\\_timestamp](#) (imx\_fec\_dev\_t \*, ptp\_extts\_t \*)
- int [imx\\_ptp\\_ioctl](#) (imx\_fec\_dev\_t \*, struct ifdrv \*)
- void [imx\\_ptp\\_get\\_cnt](#) (imx\_fec\_dev\_t \*, ptp\_time\_t \*)
- void [imx\\_ptp\\_set\\_cnt](#) (imx\_fec\_dev\_t \*, ptp\_time\_t)
- void [imx\\_ptp\\_set\\_compensation](#) (imx\_fec\_dev\_t \*, ptp\_comp\_t)

## 20.33 src/hardware/devnp/imx/mii.c File Reference

```
#include "fec_imx.h"
```

### Functions

- void [DumpMAC](#) (imx\_fec\_dev\_t \*imx\_fec)
- void [DumpPhy](#) (imx\_fec\_dev\_t \*imx\_fec)
- uint16\_t [imx\\_mii\\_read](#) (void \*handle, uint8\_t phy\_add, uint8\_t reg\_add)
- void [imx\\_mii\\_write](#) (void \*handle, uint8\_t phy\_add, uint8\_t reg\_add, uint16\_t data)
- void [imx\\_mii\\_callback](#) (void \*handle, uchar\_t phy, uchar\_t newstate)
- void [imx\\_MDI\\_MonitorPhy](#) (void \*)
- int [imx\\_get\\_phy\\_addr](#) (imx\_fec\_dev\_t \*)
- int [imx\\_setup\\_phy](#) (imx\_fec\_dev\_t \*imx\_fec)
- void [imx\\_init\\_phy](#) (imx\_fec\_dev\_t \*)
- void [imx\\_bcm54220\\_phy\\_init](#) (imx\_fec\_dev\_t \*imx\_fec)
- void [imx\\_sabreauto\\_rework](#) (imx\_fec\_dev\_t \*imx\_fec)

## 20.34 src/hardware/devnp/imx/multicast.c File Reference

```
#include "fec_imx.h"
```



## Functions

- void [imx\\_set\\_multicast](#) (imx\_fec\_dev\_t \*)

## 20.35 src/hardware/devnp/imx/ptp.c File Reference

```
#include "fec_imx.h"
#include <netinet/ip.h>
#include <netinet/udp.h>
#include <netinet/in.h>
#include <sys/proc.h>
```

## Functions

- void [imx\\_ptp\\_cal](#) (imx\_fec\_dev\_t \*imx\_fec)
- int [imx\\_ptp\\_start](#) (imx\_fec\_dev\_t \*)
- void [imx\\_ptp\\_stop](#) (imx\_fec\_dev\_t \*)
- int [imx\\_ptp\\_is\\_eventmsg](#) (struct mbuf \*, ptpv2hdr\_t \*\*)
- void [imx\\_ptp\\_add\\_rx\\_timestamp](#) (imx\_fec\_dev\_t \*, ptpv2hdr\_t \*, mpc\_bd\_t \*)
- void [imx\\_ptp\\_add\\_tx\\_timestamp](#) (imx\_fec\_dev\_t \*, ptpv2hdr\_t \*, mpc\_bd\_t \*)
- int [imx\\_ptp\\_get\\_rx\\_timestamp](#) (imx\_fec\_dev\_t \*, ptp\_extts\_t \*)
- int [imx\\_ptp\\_get\\_tx\\_timestamp](#) (imx\_fec\_dev\_t \*, ptp\_extts\_t \*)
- void [imx\\_ptp\\_get\\_cnt](#) (imx\_fec\_dev\_t \*, ptp\_time\_t \*)
- void [imx\\_ptp\\_set\\_cnt](#) (imx\_fec\_dev\_t \*, ptp\_time\_t)
- void [imx\\_ptp\\_set\\_compensation](#) (imx\_fec\_dev\_t \*, ptp\_comp\_t)
- int [imx\\_ptp\\_ioctl](#) (imx\_fec\_dev\_t \*, struct ifdrv \*)

## 20.36 src/hardware/devnp/imx/receive.c File Reference

```
#include "bpfILTER.h"
#include "fec_imx.h"
#include <net/if_vlanvar.h>
#include <netinet/in.h>
#include <avb.h>
```

## Functions

- int [imx\\_receive](#) (imx\_fec\_dev\_t \*, struct nw\_work\_thread \*, uint8\_t)

## 20.37 src/hardware/devnp/imx/stats.c File Reference

```
#include "fec_imx.h"
```

## Functions

- void [imx\\_update\\_stats](#) (imx\_fec\_dev\_t \*)
- void [imx\\_clear\\_stats](#) (imx\_fec\_dev\_t \*)

## 20.38 src/hardware/devnp/imx/transmit.c File Reference

```
#include "bpfilter.h"  
#include "fec_imx.h"  
#include <device_qnx.h>  
#include <avb.h>
```

## Functions

- int [imx\\_tx](#) (imx\_fec\_dev\_t \*imx\_fec, struct mbuf \*m, uint8\_t queue)
- void [imx\\_start](#) (struct ifnet \*)
- void [imx\\_transmit\\_complete](#) (imx\_fec\_dev\_t \*, uint8\_t)
- int [imx\\_output](#) (struct ifnet \*, struct mbuf \*, struct sockaddr \*, struct rentry \*)
- int [imx\\_set\\_tx\\_bw](#) (imx\_fec\_dev\_t \*imx\_fec, struct ifdrv \*ifd)

## 20.39 src/hardware/etfs/nand4096/imx-micron/apbh\_dma.c File Reference

```
#include <arm/inout.h>  
#include <sys/mman.h>  
#include <errno.h>  
#include <sys/slogcodes.h>  
#include <unistd.h>  
#include <arm/imx/imx_bch.h>  
#include "chipio.h"  
#include "apbh_dma.h"
```

## Functions

- int [apbh\\_intr\\_wait](#) (chipio \*chipio)
- void \* [apbhint\\_thread](#) (void \*arg)
- void [apbh\\_init](#) (chipio \*chipio)
- void [apbh\\_init\\_dma\\_channel](#) (chipio \*chipio)

## 20.40 src/hardware/etfs/nand4096/imx-micron/apbh\_dma.h File Reference

```
#include <stdbool.h>
#include <sys/neutrino.h>
#include <pthread.h>
#include <arm/imx/imx_apbh.h>
#include <arm/imx/imx_gpmi.h>
```

### Functions

- int [apbh\\_intr\\_wait](#) (chipio \*chipio)
- void \* [apbhint\\_thread](#) (void \*arg)
- void [apbh\\_init](#) (chipio \*chipio)
- void [apbh\\_init\\_dma\\_channel](#) (chipio \*chipio)

## 20.41 src/hardware/etfs/nand4096/imx-micron/bch\_ecc.c File Reference

```
#include <errno.h>
#include <stdio.h>
#include <stdlib.h>
#include <sys/slog.h>
#include <sys/mman.h>
#include <sys/neutrino.h>
#include <hw/inout.h>
#include <fs/etfs.h>
#include <string.h>
#include <assert.h>
#include <pthread.h>
#include <arm/imx/imx_bch.h>
#include <arm/imx/imx_gpmi.h>
#include "bch_ecc.h"
#include "chipio.h"
#include "devio.h"
```

### Functions

- int [bch\\_intr\\_wait](#) (chipio \*chipio)
- void \* [bchint\\_thread](#) (void \*arg)
- void [bch\\_init](#) (chipio \*chipio)
- void [bch\\_set\\_layout](#) (chipio \*chipio)
- void [bch\\_set\\_erase\\_threshold](#) (chipio \*chipio, uint8\_t threshold)
- uint32\_t [bch\\_get\\_ecc\\_status](#) (chipio \*chipio)

## 20.42 src/hardware/etfs/nand4096/imx-micron/bch\_ecc.h File Reference

```
#include <stdint.h>
#include <stdbool.h>
```

### Macros

- #define `BCH_SUBBLOCK_SIZE` 1024  
*BCH sub block size in bytes.*
- #define `BCH_ECC_SIZE` 42  
*BCH ECC size in bytes.*

### Functions

- void \* `bchint_thread` (void \*arg)
- int `bch_intr_wait` (chipio \*chipio)
- void `bch_init` (chipio \*chipio)
- void `bch_set_layout` (chipio \*chipio)
- uint32\_t `bch_get_ecc_status` (chipio \*chipio)
- void `bch_set_erase_threshold` (chipio \*chipio, uint8\_t threshold)

## 20.43 src/hardware/etfs/nand4096/imx-micron/chipio.c File Reference

```
#include <stdlib.h>
#include <stdio.h>
#include <fs/etfs.h>
#include <arm/inout.h>
#include <string.h>
#include <sys/neutrino.h>
#include <unistd.h>
#include <errno.h>
#include <arm/imx/imx_apbh.h>
#include <arm/imx/imx_gpmi.h>
#include <arm/imx/imx_bch.h>
#include "chipio.h"
#include "devio.h"
#include "dma_descriptor.h"
#include "bch_ecc.h"
#include "apbh_dma.h"
#include "gpmi_pio.h"
```

## Functions

- void [create\\_blockErase\\_descriptor](#) ([dma\\_blk\\_erase\\_t](#) \*superStruct, unsigned page)
- void [create\\_readEcc\\_descriptor](#) ([dma\\_readEcc\\_device\\_t](#) \*superStruct, unsigned page, void \*ret\_data)
- void [create\\_readRaw\\_descriptor](#) ([dma\\_readRaw\\_device\\_t](#) \*superStruct, uint32\_t data\_size, unsigned page, void \*ret\_data)
- void [create\\_writeEcc\\_descriptor](#) ([dma\\_programEcc\\_t](#) \*superStruct, unsigned page, void \*write\_data, uint32\_t data\_size)
- void [create\\_writeRaw\\_descriptor](#) ([dma\\_programRaw\\_t](#) \*superStruct, unsigned page, void \*write\_data, uint32\_t data\_size)
- void [create\\_readStatus2\\_descriptor](#) ([dma\\_read\\_status\\_t](#) \*superStruct, uint8\_t \*memory\_status, unsigned page)
- void [create\\_readStatus\\_descriptor](#) ([dma\\_read\\_status\\_t](#) \*superStruct, uint8\_t \*memory\_status)
- void [create\\_readId\\_descriptor](#) ([dma\\_read\\_id\\_device\\_t](#) \*superStruct, uint8\_t \*ret\_raw\_id)
- void [create\\_reset\\_descriptor](#) ([dma\\_reset\\_device\\_t](#) \*superStruct)
- int [nand\\_init](#) ([chipio](#) \*cio)
- int [run\\_dma](#) ([apbh\\_dma\\_t](#) \*dma, [chipio](#) \*chipio, uint8\_t wait\_flag, uint32\_t phy\_addr)
- bool [is\\_dma\\_active](#) ([chipio](#) \*chipio)
- int [nand\\_wait\\_busy](#) ([chipio](#) \*cio, uint32\_t time\_out, uint8\_t chip\_select)
- void [device\\_to\\_nfc](#) (uint8\_t \*parsed\_data, uint8\_t \*raw\_data)
- void [nfc\\_to\\_device](#) (uint8\_t \*device\_data, uint8\_t \*nfc\_data, uint8\_t ecc\_size)

## 20.44 src/hardware/etfs/nand4096/imx-micron/chipio.h File Reference

```
#include <stdbool.h>
#include <stdio.h>
#include <sys/mman.h>
#include <arm/imx/imx_apbh.h>
#include <arm/imx/imx_gpmi.h>
```

## Data Structures

- struct [\\_apbh\\_dma\\_t](#)
- struct [\\_apbh\\_dma\\_gpmi1\\_t](#)
- struct [\\_apbh\\_dma\\_gpmi3\\_t](#)
- struct [\\_apbh\\_dma\\_gpmi5\\_t](#)
- struct [\\_dma\\_blk\\_erase\\_t](#)
- struct [\\_dma\\_programEcc\\_t](#)
- struct [\\_dma\\_programRaw\\_t](#)
- struct [\\_dma\\_readEcc\\_device\\_t](#)
- struct [\\_dma\\_readRaw\\_device\\_t](#)
- struct [\\_NAND\\_dma\\_read\\_status\\_device\\_t](#)
- struct [\\_dma\\_reset\\_device\\_t](#)
- struct [\\_dma\\_read\\_id\\_device\\_t](#)
- struct [\\_chipio\\_t](#)

## Macros

### Internal NFC error codes

- #define **NAND\_EOK** 0x55AA
- #define **NAND\_EIO** 0x3
- #define **NAND\_DMA\_EIO** 0x33

### Internal DMA flags - intended for run\_dma method

- #define **NAND\_DMA\_GPMI\_TRANS** 0x1
- #define **NAND\_DMA\_BCH\_TRANS** 0x2

### Address size description

- #define **NAND\_COLUMN\_ADDRESS\_CYCLES** 2
- #define **NAND\_ROW\_ADDRESS\_CYCLES** 3
- #define **NAND\_ADDRESS\_CYCLES** (NAND\_COLUMN\_ADDRESS\_CYCLES + NAND\_ROW\_ADDRESS\_CYCLES)

### Row and Column manipulation macros

- #define **NAND\_ADDR\_COL1**(addr) ((addr) & 0xff)
- #define **NAND\_ADDR\_COL2**(addr) (((addr) & 0x1f00) >> 8)
- #define **NAND\_ADDR\_ROW1**(page) ((page) & 0xff)
- #define **NAND\_ADDR\_ROW2**(page) (((page) & 0xff00) >> 8)
- #define **NAND\_ADDR\_ROW3**(page) (((page) & 0x70000) >> 16)

### Reset command description

- #define **NANDCMD\_RESET** 0xFF
- #define **NANDCMD\_RESET\_SIZE** 1

### Status command description

- #define **NANDCMD\_READ\_STATUS\_SIZE** 1
- #define **NANDCMD\_READ\_STATUS** 0x70
- #define **NANDCMD\_READ\_STATUS\_ENHANCED** 0x78

### Read Id command description - read device followed by one address cycle to specify read ID type

- #define **NANDCMD\_READ\_ID** 0x90
- #define **NANDCMD\_READ\_ID\_TYPE** 0x00
- #define **NANDCMD\_READ\_ID\_SIZE** 2  
*Number of commands sent for a NAND Device Read ID.*
- #define **NANDCMD\_READ\_ID\_RESULT\_SIZE** 5  
*Size in bytes of a Read ID command result.*

### Block erase command description

- #define **NANDCMD\_BLOCK\_ERASE** 0x60
- #define **NANDCMD\_BLOCK\_ERASE\_CONFIRM** 0xD0

### Read command description

- #define **NANDCMD\_READ** 0x00
- #define **NANDCMD\_READ\_CONFIRM** 0x30

### Program command description

- #define **NANDCMD\_PAGE\_PROGRAM** 0x80
- #define **NANDCMD\_PAGE\_PROGRAM\_CONFIRM** 0x10
- #define **NANDCMD\_PAGE\_CACHE\_PROG\_CFRM** 0x15

## Typedefs

- typedef struct `_apbh_dma_t` `apbh_dma_t`
- typedef struct `_apbh_dma_gpmi1_t` `apbh_dma_gpmi1_t`
- typedef struct `_apbh_dma_gpmi3_t` `apbh_dma_gpmi3_t`
- typedef struct `_apbh_dma_gpmi5_t` `apbh_dma_gpmi5_t`
- typedef struct `_dma_blk_erase_t` `dma_blk_erase_t`
- typedef struct `_dma_programEcc_t` `dma_programEcc_t`
- typedef struct `_dma_programRaw_t` `dma_programRaw_t`
- typedef struct `_dma_readEcc_device_t` `dma_readEcc_device_t`
- typedef struct `_dma_readRaw_device_t` `dma_readRaw_device_t`
- typedef struct `_NAND_dma_read_status_device_t` `dma_read_status_t`
- typedef struct `_dma_reset_device_t` `dma_reset_device_t`
- typedef struct `_dma_read_id_device_t` `dma_read_id_device_t`
- typedef struct `_chipio_t` `chipio`

## Functions

- void `create_blockErase_descriptor` (`dma_blk_erase_t` \*superStruct, unsigned page)
- void `create_writeRaw_descriptor` (`dma_programRaw_t` \*superStruct, unsigned page, void \*write\_data, uint32\_t data\_size)
- void `create_writeEcc_descriptor` (`dma_programEcc_t` \*superStruct, unsigned page, void \*write\_data, uint32\_t data\_size)
- void `create_readEcc_descriptor` (`dma_readEcc_device_t` \*superStruct, unsigned page, void \*ret\_data)
- void `create_readRaw_descriptor` (`dma_readRaw_device_t` \*superStruct, uint32\_t data\_size, unsigned page, void \*ret\_data)
- void `create_readStatus_descriptor` (`dma_read_status_t` \*superStruct, uint8\_t \*memory\_status)
- void `create_readStatus2_descriptor` (`dma_read_status_t` \*superStruct, uint8\_t \*memory\_status, unsigned page)
- void `create_reset_descriptor` (`dma_reset_device_t` \*superStruct)
- void `create_readId_descriptor` (`dma_read_id_device_t` \*superStruct, uint8\_t \*ret\_raw\_id)
- void `device_to_nfc` (uint8\_t \*parsed\_data, uint8\_t \*raw\_data)
- void `nfc_to_device` (uint8\_t \*device\_data, uint8\_t \*nfc\_data, uint8\_t ecc\_size)
- int `run_dma` (`apbh_dma_t` \*dma, `chipio` \*chipio, uint8\_t wait\_flag, uint32\_t phy\_addr)
- bool `is_dma_active` (`chipio` \*chipio)
- int `nand_init` (`chipio` \*cio)
- int `nand_wait_busy` (`chipio` \*cio, uint32\_t time\_out, uint8\_t chip\_select)

## 20.45 src/hardware/etfs/nand4096/imx-micron/devio.c File Reference

```
#include <arm/inout.h>
#include <stdio.h>
#include <errno.h>
#include <fcntl.h>
#include <stdlib.h>
#include <string.h>
#include <gulliver.h>
#include <sys/slog.h>
#include <sys/neutrino.h>
#include <fs/etfs.h>
#include <sys/mman.h>
#include <arm/imx/imx_bch.h>
#include "devio.h"
#include "apbh_dma.h"
#include "bch_ecc.h"
```

## Functions

- int [devio\\_options](#) (struct etfs\_devio \*dev, char \*optstr)
- int [devio\\_init](#) (struct etfs\_devio \*dev)
- int [devio\\_readcluster](#) (struct etfs\_devio \*dev, unsigned cluster, uint8\_t \*buf, struct etfs\_trans \*trp)
- int [devio\\_readtrans](#) (struct etfs\_devio \*dev, unsigned cluster, struct etfs\_trans \*trp)
- int [devio\\_postcluster](#) (struct etfs\_devio \*dev, unsigned cluster, uint8\_t \*buf, struct etfs\_trans \*trp)
- int [devio\\_eraseblk](#) (struct etfs\_devio \*dev, unsigned blk)
- int [devio\\_sync](#) (struct etfs\_devio \*dev)

## 20.46 src/hardware/etfs/nand4096/imx-micron/devio.h File Reference

```
#include <stdint.h>
#include "chipio.h"
```

### Data Structures

- struct [\\_spare\\_t](#)

### Macros

- #define [DATASIZE](#) 4096  
*Page data size.*
- #define [SPARESIZE](#) 224  
*Page spare size.*
- #define [PAGESIZE](#) ([DATASIZE](#) + [SPARESIZE](#))  
*Page size.*
- #define [ETFS\\_META\\_SIZE\\_PER\\_SUBBLOCK](#) 8

### Typedefs

- typedef struct [\\_spare\\_t](#) [spare\\_t](#)

## 20.46.1 Macro Definition Documentation

### 20.46.1.1 #define ETFS\_META\_SIZE\_PER\_SUBBLOCK 8

Meta information size per sub-block in bytes

Definition at line 54 of file devio.h.



## 20.46.2 Typedef Documentation

### 20.46.2.1 typedef struct \_spare\_t spare\_t

NAND spare area for BCH engine

## 20.47 src/hardware/etfs/nand4096/imx-micron/dma\_descriptor.h File Reference

```
#include <arm/imx/imx_gpmi.h>
#include <arm/imx/imx_apbh.h>
```

### Macros

- #define [NAND\\_DMA\\_WAIT4RDY\\_CMD](#)  
*APBH DMA Macro for Wait4Ready command.*
- #define [NAND\\_DMA\\_WAIT4RDY\\_PIO](#)(u32ChipSelect)  
*GPMI PIO DMA Macro for Wait4Ready command.*
- #define [NAND\\_DMA\\_TXDATA\\_CMD](#)(TransferSize, Semaphore, CommandWords, Wait4End, Cmd)  
*APBH DMA Macro for Transmit Data command. Transfer TransferSize bytes with DMA. Transfer one Word to PIO. Wait for DMA to complete before starting next DMA descriptor in chain. Lock the NAND while waiting for this DMA chain to complete. Decrement semaphore if this is the last part of the chain. Another descriptor follows this one in the chain. This DMA is a read from System Memory - write to device.*
- #define [NAND\\_DMA\\_TXDATA\\_PIO](#)(u32ChipSelect, TransferSize)  
*GPMI PIO DMA Macro for Transmit Data command. Setup transfer as a write. Transfer NumBitsInWord bits per DMA cycle. Lock CS during this transaction. Select the appropriate chip. Address lines need to specify Data transfer (0b00) Transfer TransferSize - NumBitsInWord values.*
- #define [NAND\\_DMA\\_SENSE\\_CMD](#)(SenseSemaphore)  
*APBH DMA Macro for Sense command. Transfer no Bytes with DMA. Transfer no Words to PIO. Don't lock the NAND while waiting for Ready to go high. Decrement semaphore if this is the last part of the chain. Another descriptor follows this one in the chain.*
- #define [NAND\\_DMA\\_RX\\_CMD\\_ECC](#)(TransferSize, Semaphore)  
*APBH DMA Macro for Read Data command with ECC. Receive TransferSize bytes with DMA. Transfer one Word to PIO. Wait for DMA to complete before starting next DMA descriptor in chain. Decrement semaphore if this is the last part of the chain. Unlock the NAND after this DMA chain completes. Another descriptor follows this one in the chain. No DMA transfer here; the ECC8 block becomes the bus master and performs the memory writes itself instead of the DMA.*
- #define [NAND\\_DMA\\_RX\\_NO\\_ECC\\_CMD](#)(TransferSize, Semaphore)  
*APBH DMA Macro for Receive Data with no ECC command. Receive TransferSize bytes with DMA but no ECC. Transfer one Word to PIO. Wait for DMA to complete before starting next DMA descriptor in chain. Decrement semaphore if this is the last part of the chain. Unlock the NAND after this DMA chain completes. Another descriptor follows this one in the chain. This DMA is a write to System Memory - read from device.*
- #define [NAND\\_DMA\\_RX\\_PIO](#)(u32ChipSelect, TransferSize)  
*GPMI PIO DMA Macro for Receive command. Setup transfer as a READ. Transfer NumBitsInWord bits per DMA cycle. Select the appropriate chip. Address lines need to specify Data transfer (0b00) Transfer TransferSize - NumBitsInWord values.*
- #define [NAND\\_DMA\\_COMMAND\\_CMD](#)(TransferSize, Semaphore, NandLock, CmdWords)

*APBH DMA Macro for sending NAND Command sequence. Transmit TransferSize bytes to DMA. Transfer one Word to PIO. Wait for DMA to complete before starting next DMA descriptor in chain. Decrement semaphore if this is the last part of the chain. Lock the NAND until the next chain. Another descriptor follows this one in the chain. This DMA is a read from System Memory - write to device.*

- #define `NAND_DMA_COMMAND_PIO`(u32ChipSelect, TransferSize, AssertCS)  
*GPMI PIO DMA Macro when sending a command. Setup transfer as a WRITE. Transfer NumBitsInWord bits per DMA cycle. Lock CS during and after this transaction. Select the appropriate chip. Address lines need to specify Command transfer (0b01) Increment the Address lines if AddrIncr is set. Transfer TransferSize - NumBitsInWord values.*
- #define `NAND_DMA_ECC_PIO`(EnableDisable) (IMX\_GPMI\_ECCCTRL\_ENABLE\_ECC(EnableDisable))  
*GPMI PIO DMA Macro for disabling ECC during this write.*
- #define `NAND_DMA_ECC_CTRL_PIO`(EccBufferMask, decode\_encode\_size)  
*GPMI PIO DMA Macro sequence for ECC decode. Setup READ transfer ECC Control register. Setup for ECC Decode, 4 Bit. Enable the ECC block The ECC Buffer Mask determines which fields are corrected.*

## 20.48 src/hardware/etfs/nand4096/imx-micron/gpmi\_pio.c

### File Reference

```
#include <stdint.h>
#include <arm/inout.h>
#include <unistd.h>
#include <arm/imx/imx_gpmi.h>
#include "chipio.h"
```

### Functions

- void `gpmi_soft_reset` (chipio \*chipio)
- void `gpmi_set_busy_timeout` (chipio \*chipio, uint16\_t busy\_timeout)

## 20.49 src/hardware/etfs/nand4096/imx-micron/gpmi\_pio.h

### File Reference

### Functions

- void `gpmi_soft_reset` (chipio \*chipio)
- void `gpmi_set_busy_timeout` (chipio \*chipio, uint16\_t busy\_timeout)

## 20.50 src/hardware/flash/boards/qspi-imx/f3s\_qspi.h

### File Reference

```
#include <sys/f3s_mtd.h>
#include "qspi_cmds.h"
```

## Functions

- `int32_t f3s_qspi_open` (`f3s_socket_t *socket`, `uint32_t flags`)
- `uint8_t * f3s_qspi_page` (`f3s_socket_t *socket`, `uint32_t page`, `uint32_t offset`, `int32_t *size`)
- `int32_t f3s_qspi_read` (`f3s_dbase_t *dbase`, `f3s_access_t *access`, `uint32_t flags`, `uint32_t text_offset`, `int32_t buffer_size`, `uint8_t *buffer`)
- `int32_t f3s_qspi_status` (`f3s_socket_t *socket`, `uint32_t flags`)
- `void f3s_qspi_close` (`f3s_socket_t *socket`, `uint32_t flags`)
- `void f3s_qspi_reset` (`f3s_dbase_t *dbase`, `f3s_access_t *access`, `uint32_t flags`, `uint32_t offset`)
- `int32_t f3s_qspi_ident` (`f3s_dbase_t *dbase`, `f3s_access_t *access`, `uint32_t flags`, `uint32_t offset`)
- `int32_t f3s_qspi_write` (`f3s_dbase_t *dbase`, `f3s_access_t *access`, `uint32_t flags`, `uint32_t offset`, `int32_t size`, `uint8_t *buffer`)
- `int f3s_qspi_erase` (`f3s_dbase_t *dbase`, `f3s_access_t *access`, `uint32_t flags`, `uint32_t offset`)
- `int32_t f3s_qspi_sync` (`f3s_dbase_t *dbase`, `f3s_access_t *access`, `uint32_t flags`, `uint32_t text_offset`)

## 20.51 src/hardware/flash/boards/qspi-imx/f3s\_qspi\_close.c File Reference

```
#include "f3s_qspi.h"  
#include "imx_fc_qspi.h"
```

## Functions

- `void f3s_qspi_close` (`f3s_socket_t *socket`, `uint32_t flags`)

## 20.52 src/hardware/flash/boards/qspi-imx/f3s\_qspi\_erase.c File Reference

```
#include "f3s_qspi.h"
```

## Functions

- `int f3s_qspi_erase` (`f3s_dbase_t *dbase`, `f3s_access_t *access`, `uint32_t flags`, `uint32_t offset`)

## 20.53 src/hardware/flash/boards/qspi-imx/f3s\_qspi\_ident.c File Reference

```
#include <sys/slogcodes.h>  
#include "f3s_qspi.h"  
#include "imx_fc_qspi.h"  
#include "qspi_cmds.h"
```

## Functions

- `int32_t f3s_qspi_ident` (`f3s_dbase_t *dbase`, `f3s_access_t *access`, `uint32_t flags`, `uint32_t offset`)

## 20.54 src/hardware/flash/boards/qspi-imx/f3s\_qspi\_main.c File Reference

```
#include "f3s_qspi.h"
```

## Functions

- `int main` (`int argc`, `char **argv`)

## 20.55 src/hardware/flash/boards/qspi-imx/f3s\_qspi\_open.c File Reference

```
#include "f3s_qspi.h"  
#include "imx_fc_qspi.h"
```

## Functions

- `int32_t f3s_qspi_open` (`f3s_socket_t *socket`, `uint32_t flags`)

## 20.56 src/hardware/flash/boards/qspi-imx/f3s\_qspi\_page.c File Reference

```
#include "f3s_qspi.h"
```

## Functions

- `uint8_t * f3s_qspi_page` (`f3s_socket_t *socket`, `uint32_t page`, `uint32_t offset`, `int32_t *size`)

## 20.57 src/hardware/flash/boards/qspi-imx/f3s\_qspi\_read.c File Reference

```
#include "f3s_qspi.h"  
#include <sys/slog.h>
```

## Functions

- int32\_t [f3s\\_qspi\\_read](#) (f3s\_dbase\_t \*dbase, f3s\_access\_t \*access, uint32\_t flags, uint32\_t text\_offset, int32\_t buffer\_size, uint8\_t \*buffer)

## 20.58 src/hardware/flash/boards/qspi-imx/f3s\_qspi\_reset.c File Reference

```
#include "f3s_qspi.h"
```

## Functions

- void [f3s\\_qspi\\_reset](#) (f3s\_dbase\_t \*dbase, f3s\_access\_t \*access, uint32\_t flags, uint32\_t offset)

## 20.59 src/hardware/flash/boards/qspi-imx/f3s\_qspi\_status.c File Reference

```
#include "f3s_qspi.h"
```

## Functions

- int32\_t [f3s\\_qspi\\_status](#) (f3s\_socket\_t \*socket, uint32\_t flags)

## 20.60 src/hardware/flash/boards/qspi-imx/f3s\_qspi\_sync.c File Reference

```
#include "f3s_qspi.h"  
#include "imx_fc_qspi.h"
```

## Functions

- int32\_t [f3s\\_qspi\\_sync](#) (f3s\_dbase\_t \*dbase, f3s\_access\_t \*access, uint32\_t flags, uint32\_t text\_offset)

## 20.61 src/hardware/flash/boards/qspi-imx/f3s\_qspi\_write.c File Reference

```
#include "f3s_qspi.h"
#include <sys/slog.h>
```

### Functions

- `int32_t f3s_qspi_write` (`f3s_dbase_t *dbase`, `f3s_access_t *access`, `uint32_t flags`, `uint32_t offset`, `int32_t size`, `uint8_t *buffer`)

## 20.62 src/hardware/flash/boards/qspi-imx/imx\_fc\_qspi.c File Reference

```
#include <sys/types.h>
#include <sys/stat.h>
#include <fcntl.h>
#include <sys/slog.h>
#include <sys/slogcodes.h>
#include <sys/mman.h>
#include <pthread.h>
#include <string.h>
#include <arm/imx/imx_qspi.h>
#include "variant.h"
#include "imx_fc_qspi.h"
#include "qspi_cmds.h"
```

### Functions

- `int imx_qspi_setcfg` (`int fd`)
- `void * int_thread` (`void *arg`)
- `int imx_qspi_open` (`void`)
- `int imx_qspi_close` (`int fd`)
- `int imx_qspi_lock_lut` (`int fd`)
- `int imx_qspi_unlock_lut` (`int fd`)
- `imx_qspi_lut_t imx_qspi_create_lut_record` (`uint8_t instr0`, `uint8_t pad0`, `uint8_t opr0`, `uint8_t instr1`, `uint8_t pad1`, `uint8_t opr1`)
- `int imx_qspi_write_lut` (`int fd`, `uint8_t index`, `imx_qspi_lut_t *lutcmd0`, `imx_qspi_lut_t *lutcmd1`, `imx_qspi_lut_t *lutcmd2`, `imx_qspi_lut_t *lutcmd3`)
- `int qspi_intr_wait` (`imx_qspi_t *dev`)
- `int imx_qspi_send_ip_nowait_cmd` (`int fd`, `uint8_t lut_index`, `uint32_t data_size_override`)
- `int imx_qspi_send_ip_cmd` (`int fd`, `uint8_t lut_index`, `uint32_t data_size_override`)
- `int imx_qspi_clear_fifo` (`const int qspi_fd`, `uint32_t mask`)
- `int imx_qspi_write_data` (`int fd`, `uint8_t *addr`, `uint32_t data_size`)
- `int imx_qspi_read_data` (`int fd`, `uint8_t *buffer`, `uint32_t size`)

## 20.63 src/hardware/flash/boards/qspi-imx/imx\_fc\_qspi.h File Reference

```
#include <stdint.h>
```

### Data Structures

- union [imx\\_qspi\\_lutx\\_t](#)
- struct [\\_imx\\_qspi\\_t](#)

### Macros

- #define [IMX\\_QSPI\\_AMBA\\_BASE\\_ADDRESS](#) 0x60000000U

#### FIFO parameters

- #define [IMX\\_QSPI\\_FIFO\\_WIDTH](#) 4  
*FIFO width: 4 bytes.*
- #define [IMX\\_QSPI\\_FIFO\\_DEPTH](#) 32  
*FIFO depth: 32 entries.*

#### LUT commands

- #define [IMX\\_QSPI\\_PAD\\_1](#) 0x00  
*Communication on 1 pad only.*
- #define [IMX\\_QSPI\\_PAD\\_4](#) 0x02  
*Communication on 4 pads.*
- #define [IMX\\_QSPI\\_INSTR\\_CMD](#) 1  
*FC command.*
- #define [IMX\\_QSPI\\_INSTR\\_ADDR](#) 2  
*FC address.*
- #define [IMX\\_QSPI\\_INSTR\\_DUMMY](#) 3  
*FC dummy operation.*
- #define [IMX\\_QSPI\\_INSTR\\_READ](#) 7  
*FC read.*
- #define [IMX\\_QSPI\\_INSTR\\_WRITE](#) 8  
*FC write.*
- #define [IMX\\_QSPI\\_INSTR\\_JMP\\_ON\\_CS](#) 9  
*FC jump on cs.*
- #define [IMX\\_QSPI\\_INSTR\\_ADDR\\_DDR](#) 10  
*FC ddr address.*
- #define [IMX\\_QSPI\\_INSTR\\_READ\\_DDR](#) 14  
*FC ddr read.*
- #define [IMX\\_QSPI\\_INSTR\\_STOP](#) 0  
*FC stop.*
- #define [IMX\\_QSPI\\_LUT\\_KEY](#) 0x5AF05AF0U  
*LUT key.*
- #define [IMX\\_QSPI\\_LUT\\_LOCK](#) 0x1  
*LUT contect lock.*
- #define [IMX\\_QSPI\\_LUT\\_UNLOCK](#) 0x2  
*LUT contect unlock.*

### LUT device command indexes

- #define [IMX\\_QSPI\\_LUT\\_CMD\\_IDX\\_READ](#) 0  
*Normal read 24-bit address read.*
- #define [IMX\\_QSPI\\_LUT\\_CMD\\_IDX\\_RDIR](#) 1  
*Read identification.*
- #define [IMX\\_QSPI\\_LUT\\_CMD\\_IDX\\_WREN](#) 2  
*Write enable.*
- #define [IMX\\_QSPI\\_LUT\\_CMD\\_IDX\\_SE](#) 3  
*Sector erase.*
- #define [IMX\\_QSPI\\_LUT\\_CMD\\_IDX\\_RDSR](#) 4  
*Read status register.*
- #define [IMX\\_QSPI\\_LUT\\_CMD\\_IDX\\_RDSCUR](#) 5  
*Read security register.*
- #define [IMX\\_QSPI\\_LUT\\_CMD\\_IDX\\_4READ4B](#) 6  
*4 read 4B*
- #define [IMX\\_QSPI\\_LUT\\_CMD\\_IDX\\_4PP4B](#) 7  
*4 write 4B*
- #define [IMX\\_QSPI\\_LUT\\_CMD\\_IDX\\_WRSR](#) 8  
*Write status register (Normal mode)*
- #define [IMX\\_QSPI\\_LUT\\_CMD\\_IDX\\_EN4B](#) 9  
*Enter 4-byte addressing mode.*
- #define [IMX\\_QSPI\\_LUT\\_CMD\\_IDX\\_RDCCR](#) 10  
*Read configuration register.*

## Typedefs

- typedef struct [\\_imx\\_qspi\\_t](#) [imx\\_qspi\\_t](#)

## Functions

- int [imx\\_qspi\\_setcfg](#) (int fd)
- int [imx\\_qspi\\_open](#) (void)
- int [imx\\_qspi\\_close](#) (int fd)
- int [imx\\_qspi\\_write\\_data](#) (int fd, uint8\_t \*addr, uint32\_t data\_size)
- int [imx\\_qspi\\_read\\_data](#) (int fd, uint8\_t \*buffer, uint32\_t size)
- int [imx\\_qspi\\_clear\\_fifo](#) (const int qspi\_fd, uint32\_t mask)
- int [imx\\_qspi\\_send\\_ip\\_nowait\\_cmd](#) (int fd, uint8\_t lut\_index, uint32\_t data\_size\_override)
- int [imx\\_qspi\\_send\\_ip\\_cmd](#) (int fd, uint8\_t lut\_index, uint32\_t data\_size\_override)
- int [imx\\_qspi\\_unlock\\_lut](#) (int fd)
- int [imx\\_qspi\\_lock\\_lut](#) (int fd)
- [imx\\_qspi\\_lutx\\_t](#) [imx\\_qspi\\_create\\_lut\\_record](#) (uint8\_t instr0, uint8\_t pad0, uint8\_t opr0, uint8\_t instr1, uint8\_t pad1, uint8\_t opr1)
- int [imx\\_qspi\\_write\\_lut](#) (int fd, uint8\_t index, [imx\\_qspi\\_lutx\\_t](#) \*lutcmd0, [imx\\_qspi\\_lutx\\_t](#) \*lutcmd1, [imx\\_qspi\\_lutx\\_t](#) \*lutcmd2, [imx\\_qspi\\_lutx\\_t](#) \*lutcmd3)

## 20.63.1 Typedef Documentation

### 20.63.1.1 typedef struct [\\_imx\\_qspi\\_t](#) [imx\\_qspi\\_t](#)

Low level driver handle



## 20.64 src/hardware/flash/boards/qspi-imx/qspi\_cmds.c File Reference

```
#include <unistd.h>
#include <assert.h>
#include <string.h>
#include <errno.h>
#include <stdlib.h>
#include <time.h>
#include "qspi_cmds.h"
#include "imx_fc_qspi.h"
#include <arm/imx/imx_qspi.h>
```

### Functions

- int [iswriting](#) (const int qspi\_fd)
- int [read\\_cfg](#) (const int qspi\_fd, uint8\_t \*cfg\_reg)
- int [read\\_erase\\_status](#) (const int qspi\_fd)
- int [read\\_status](#) (const int qspi\_fd, uint8\_t \*stat\_reg)
- int [write\\_status](#) (const int qspi\_fd, uint8\_t \*stat\_reg)
- int [read\\_ident](#) (const int qspi\_fd, int \*manufact\_id, int \*device\_id, uint32\_t \*size)
- int [pd\\_release](#) (const int qspi\_fd)
- int [sector\\_erase](#) (const int qspi\_fd, const int offset)
- int [page\\_program](#) (const int qspi\_fd, int offset, int len, uint8\_t \*data)
- int [read\\_from](#) (const int qspi\_fd, int offset, int len, uint8\_t \*buffer)

## 20.65 src/hardware/flash/boards/qspi-imx/qspi\_cmds.h File Reference

```
#include <stdint.h>
#include "variant.h"
```

### Macros

#### Device status register definition - MX25L51245G

- #define [DEVICE\\_SR\\_WIP](#) (1 << 0)  
*Write in Progress (WIP) bit.*
- #define [DEVICE\\_SR\\_WEL](#) (1 << 1)  
*Write Enable Latch (WEL) bit.*
- #define [DEVICE\\_SR\\_BP0](#) (1 << 2)  
*Block Protect bit BP0.*
- #define [DEVICE\\_SR\\_BP1](#) (1 << 3)  
*Block Protect bit BP1.*
- #define [DEVICE\\_SR\\_BP2](#) (1 << 4)  
*Block Protect bit BP2.*
- #define [DEVICE\\_SR\\_BP3](#) (1 << 5)

- *Block Protect bit BP3.*  
• #define `DEVICE_SR_QE` (1 << 6)  
*4 mode enable bit*
- #define `DEVICE_SR_SRWD` (1 << 7)  
*Status Register Write Disable (SRWD) bit.*

### Flash commands

- #define `FLASH_OPCODE_SE4B` 0xDC  
*(SPI) Erase 64 KB block (Sector erase) 4B*
- #define `FLASH_OPCODE_READ4B` 0x13  
*(SPI) Read data bytes 4B*
- #define `FLASH_OPCODE_4READ4B` 0xEC  
*(QSPI) Read data bytes 4B*
- #define `FLASH_OPCODE_PP4B` 0x12  
*(SPI) Page program 4B*
- #define `FLASH_OPCODE_4PP4B` 0x3E  
*(QSPI) Page program 4B*
- #define `FLASH_OPCODE_RDID` 0x9F  
*(SPI) Read JEDEC ID in normal mode*
- #define `FLASH_OPCODE_WREN` 0x06  
*(SPI) Write enable*
- #define `FLASH_OPCODE_WRSR` 0x01  
*(SPI) Write status register*
- #define `FLASH_OPCODE_RDSR` 0x05  
*(SPI) Read status register*
- #define `FLASH_OPCODE_EN4B` 0xB7  
*(SPI) Enable 4B*
- #define `FLASH_OPCODE_RDSCUR` 0x2B  
*(SPI) Read security register*

## Functions

- int `iswriting` (const int qspi\_fd)
- int `write_status` (const int qspi\_fd, uint8\_t \*stat\_reg)
- int `read_cfg` (const int qspi\_fd, uint8\_t \*cfg\_reg)
- int `read_status` (const int qspi\_fd, uint8\_t \*stat\_reg)
- int `read_ident` (const int qspi\_fd, int \*manufact\_id, int \*device\_id, uint32\_t \*size)
- int `pd_release` (const int qspi\_fd)
- int `sector_erase` (const int qspi\_fd, const int offset)
- int `page_program` (const int qspi\_fd, int offset, int len, uint8\_t \*data)
- int `read_from` (const int qspi\_fd, int offset, int len, uint8\_t \*buffer)

## 20.66 src/hardware/i2c/imx/bus\_speed.c File Reference

```
#include "proto.h"
```

### Functions

- unsigned int `find_best_ic` (unsigned int i2c\_div)
- int `imx_set_bus_speed` (void \*hdl, unsigned int speed, unsigned int \*ospeed)

## 20.66.1 Detailed Description

i.MX I2C driver source file.

## 20.67 src/hardware/i2c/imx/common.c File Reference

```
#include "proto.h"
```

### Functions

- void [imx\\_i2c\\_reset](#) ([imx\\_dev\\_t](#) \*dev)
- [i2c\\_status\\_t](#) [imx\\_rcvbyte](#) ([imx\\_dev\\_t](#) \*dev, [uint8\\_t](#) \*byte, int nack, int stop)
- [i2c\\_status\\_t](#) [imx\\_sendbyte](#) ([imx\\_dev\\_t](#) \*dev, [uint8\\_t](#) byte)
- [i2c\\_status\\_t](#) [imx\\_sendaddr7](#) ([imx\\_dev\\_t](#) \*dev, unsigned addr, int read, int restart)
- [i2c\\_status\\_t](#) [imx\\_sendaddr10](#) ([imx\\_dev\\_t](#) \*dev, unsigned addr, int read, int restart)

## 20.67.1 Detailed Description

i.MX I2C driver source file.

## 20.68 src/hardware/i2c/imx/fini.c File Reference

```
#include "proto.h"
```

### Functions

- void [imx\\_fini](#) (void \*hdl)

## 20.68.1 Detailed Description

i.MX I2C driver source file.

## 20.69 src/hardware/i2c/imx/info.c File Reference

```
#include "proto.h"
```

## Functions

- int [imx\\_driver\\_info](#) (void \*hdl, i2c\_driver\_info\_t \*info)

### 20.69.1 Detailed Description

i.MX I2C driver source file.

## 20.70 src/hardware/i2c/imx/init.c File Reference

```
#include "proto.h"
```

## Functions

- void \* [imx\\_init](#) (int argc, char \*argv[])

### 20.70.1 Detailed Description

i.MX I2C driver source file.

## 20.71 src/hardware/devc/serial/imx/init.c File Reference

```
#include "externs.h"  
#include <sys/mman.h>  
#include <string.h>
```

## 20.72 src/lib/dma/sdma/init.c File Reference

```
#include "sdma.h"
```

## Functions

- void [ctor](#) (void)
- void [dtor](#) (void)

## 20.73 src/hardware/i2c/imx/lib.c File Reference

```
#include "proto.h"
```

### Functions

- int [i2c\\_master\\_getfuncs](#) (i2c\_master\_funcs\_t \*funcs, int tabsize)

#### 20.73.1 Detailed Description

i.MX I2C driver source file.

## 20.74 src/hardware/i2c/imx/options.c File Reference

```
#include "proto.h"
```

### Functions

- int [query\\_hwi\\_device](#) (imx\_dev\_t \*dev, unsigned unit)
- int [imx\\_options](#) (imx\_dev\_t \*dev, int argc, char \*argv[])

#### 20.74.1 Detailed Description

i.MX I2C driver source file.

## 20.75 src/hardware/devc/serial/imx/options.c File Reference

```
#include "externs.h"
```

### Functions

- int [query\\_hwi\\_device](#) (TTYINIT\_MX1 \*dip, unsigned unit)
- unsigned [options](#) (int argc, char \*argv[])

## 20.76 src/hardware/i2c/imx/recv.c File Reference

```
#include "proto.h"
```

### Functions

- `i2c_status_t imx_recv` (void \*hdl, void \*buf, unsigned int len, unsigned int stop)

#### 20.76.1 Detailed Description

i.MX I2C driver source file.

## 20.77 src/hardware/i2c/imx/send.c File Reference

```
#include "proto.h"
```

### Functions

- `i2c_status_t imx_send` (void \*hdl, void \*buf, unsigned int len, unsigned int stop)

#### 20.77.1 Detailed Description

i.MX I2C driver source file.

## 20.78 src/hardware/i2c/imx/slave\_addr.c File Reference

```
#include "proto.h"
```

### Functions

- `int imx_set_slave_addr` (void \*hdl, unsigned int addr, i2c\_addrfmt\_t fmt)

#### 20.78.1 Detailed Description

i.MX I2C driver source file.

## 20.79 src/hardware/i2c/imx/version.c File Reference

```
#include "proto.h"
```

### Functions

- int [imx\\_version\\_info](#) (i2c\_libversion\_t \*version)

### 20.79.1 Detailed Description

i.MX I2C driver source file.

## 20.80 src/hardware/i2c/imx/wait.c File Reference

```
#include "proto.h"
```

### Functions

- int [imx\\_wait\\_bus\\_not\\_busy](#) (imx\_dev\_t \*dev)
- uint32\_t [imx\\_wait\\_status](#) (imx\_dev\_t \*dev)

### 20.80.1 Detailed Description

i.MX I2C driver source file.

## 20.81 src/hardware/support/wdtkick/main.c File Reference

```
#include <stdio.h>
#include <stdlib.h>
#include <unistd.h>
#include <sys/mman.h>
#include <sys/resmgr.h>
#include <sys/neutrino.h>
#include <hw/inout.h>
#include <sys/slog.h>
#include <sys/slogcodes.h>
#include <errno.h>
#include <arm/imx/imx_wdog.h>
#include <sys/procmgr.h>
#include <drvr/hwinfo.h>
```

## Functions

- int [main](#) (int argc, char \*argv[])

## 20.82 src/hardware/devc/serial/imx/main.c File Reference

```
#include "externs.h"
```

## 20.83 src/lib/dma/sdma/api.c File Reference

```
#include "sdma.h"
```

## Functions

- sdma\_chan\_t \* [chan\\_create](#) (unsigned ch\_num)
- void [chan\\_destroy](#) (sdma\_chan\_t \*chan\_ptr)
- void [register\\_init](#) (void)
- int [parse\\_init\\_options](#) (const char \*options)
- int [parse\\_channel\\_options](#) (sdma\_chan\_t \*chan\_ptr, const char \*options)
- void [callback\\_reenable\\_descr](#) (unsigned ch\_num)
- int [sdma\\_init](#) (const char \*options)
- void [sdma\\_fini](#) (void)
- void [sdma\\_query\\_channel](#) (void \*handle, dma\_channel\_query\_t \*chinfo)
- int [sdma\\_driver\\_info](#) (dma\_driver\_info\_t \*info)
- int [sdma\\_channel\\_info](#) (unsigned channel, dma\_channel\_info\_t \*info)
- void \* [sdma\\_channel\\_attach](#) (const char \*optstring, const struct sigevent \*event, unsigned \*channel, int prio, unsigned flags)
- void [sdma\\_channel\\_release](#) (void \*handle)
- int [sdma\\_setup\\_xfer](#) (void \*handle, const dma\_transfer\_t \*tinfo)
- int [sdma\\_xfer\\_start](#) (void \*handle)
- int [sdma\\_xfer\\_abort](#) (void \*handle)
- unsigned [sdma\\_bytes\\_left](#) (void \*handle)
- int [sdma\\_xfer\\_complete](#) (void \*handle)
- int [get\\_dmafuncs](#) (dma\_functions\_t \*functable, int tabsize)

## 20.84 src/lib/dma/sdma/cmd.c File Reference

```
#include "sdma.h"
```



## Functions

- int [sdmaram\\_script\\_load](#) ()
- int [sdmacmd\\_cmdch\\_create](#) (void)
- void [sdmacmd\\_cmdch\\_destroy](#) (void)
- void [sdmacmd\\_ctx\\_config](#) (sdma\_chan\_t \*chan\_ptr)
- int [sdmacmd\\_ctx\\_load](#) (sdma\_chan\_t \*chan\_ptr)

## 20.85 src/lib/dma/sdma/imx/microcode.h File Reference

```
#include <stdint.h>
```

## 20.86 src/lib/dma/sdma/imx/script.c File Reference

```
#include "sdma.h"  
#include "microcode.h"
```

## Functions

- int [sdmascript\\_lookup](#) (sdma\_scriptinfo\_t \*scriptinfo)

## 20.87 src/lib/dma/sdma/irq.c File Reference

```
#include "sdma.h"
```

## Functions

- const struct sigevent \* [irq\\_handler](#) (void \*area, int id)
- int [sdmairq\\_init](#) (uint32\_t irq)
- void [sdmairq\\_fini](#) (void)
- void [sdmairq\\_event\\_add](#) (uint32\_t channel, const struct sigevent \*event)
- void [sdmairq\\_event\\_remove](#) (uint32\_t channel)
- void [sdmairq\\_callback\\_add](#) (uint32\_t channel, sdmairq\_callback\_t func\_ptr)
- void [sdmairq\\_callback\\_remove](#) (uint32\_t channel)

## 20.88 src/lib/dma/sdma/sdma.h File Reference

```
#include <stdio.h>
#include <stdlib.h>
#include <stdint.h>
#include <string.h>
#include <inttypes.h>
#include <pthread.h>
#include <sys/signinfo.h>
#include <sys/mman.h>
#include <hw/inout.h>
#include <sys/neutrino.h>
#include <errno.h>
#include <atomic.h>
#include <fcntl.h>
#include <sys/rsrddbmgr.h>
#include <sys/rsrddbmsg.h>
#include <hw/dma.h>
#include <sys/hwinfo.h>
#include <drvvr/hwinfo.h>
#include <sys/cache.h>
```

### Data Structures

- struct [sdma\\_bd\\_cmd\\_and\\_status\\_s](#)
- struct [sdma\\_bd\\_t](#)
- struct [sdma\\_ccb\\_t](#)
- struct [sdma\\_ch\\_ctx\\_t](#)
- struct [microcode\\_info\\_t](#)
- struct [sdma\\_scriptinfo\\_t](#)
- struct [sdma\\_shmem\\_t](#)

### Typedefs

- typedef struct [sdma\\_bd\\_cmd\\_and\\_status\\_s](#) [sdma\\_bd\\_cmd\\_and\\_status\\_t](#)

### Functions

- int [sdmasync\\_init](#) (void)
- void [sdmasync\\_fini](#) (void)
- pthread\_mutex\_t \* [sdmasync\\_cmdmutex\\_get](#) (void)
- pthread\_mutex\_t \* [sdmasync\\_libinit\\_mutex\\_get](#) (void)
- pthread\_mutex\_t \* [sdmasync\\_regmutex\\_get](#) (void)
- int [sdmasync\\_is\\_first\\_process](#) (void)
- int [sdmasync\\_is\\_last\\_process](#) (void)
- void [sdmasync\\_process\\_cnt\\_incr](#) (void)
- void [sdmasync\\_process\\_cnt\\_decr](#) (void)
- off64\_t [sdmasync\\_ccb\\_paddr\\_get](#) (void)
- [sdma\\_ccb\\_t](#) \* [sdmasync\\_ccb\\_ptr\\_get](#) (void)
- int [sdmacmd\\_cmdch\\_create](#) (void)

- void [sdmacmd\\_cmdch\\_destroy](#) (void)
- void [sdmacmd\\_ctx\\_config](#) (sdma\_chan\_t \*chan\_ptr)
- int [sdmacmd\\_ctx\\_load](#) (sdma\_chan\_t \*chan\_ptr)
- int [sdmairq\\_init](#) (uint32\_t irq)
- void [sdmairq\\_fini](#) (void)
- void [sdmairq\\_event\\_add](#) (uint32\_t channel, const struct sigevent \*event)
- void [sdmairq\\_event\\_remove](#) (uint32\_t channel)
- void [sdmairq\\_callback\\_add](#) (uint32\_t channel, sdmairq\_callback\_t func\_ptr)
- void [sdmairq\\_callback\\_remove](#) (uint32\_t channel)
- int [sdmascript\\_lookup](#) (sdma\_scriptinfo\_t \*scriptinfo)

## 20.89 src/lib/dma/sdma/sync.c File Reference

```
#include "sdma.h"
```

### Functions

- int [sdmasync\\_init](#) (void)
- void [sdmasync\\_fini](#) (void)
- pthread\_mutex\_t \* [sdmasync\\_cmdmutex\\_get](#) (void)
- pthread\_mutex\_t \* [sdmasync\\_libinit\\_mutex\\_get](#) (void)
- pthread\_mutex\_t \* [sdmasync\\_regmutex\\_get](#) (void)
- int [sdmasync\\_is\\_first\\_process](#) (void)
- int [sdmasync\\_is\\_last\\_process](#) (void)
- void [sdmasync\\_process\\_cnt\\_incr](#) (void)
- void [sdmasync\\_process\\_cnt\\_decr](#) (void)
- off64\_t [sdmasync\\_ccb\\_paddr\\_get](#) (void)
- [sdma\\_ccb\\_t](#) \* [sdmasync\\_ccb\\_ptr\\_get](#) (void)

## 20.90 src/utils/r/rtc/nto/arm/clk\_mx7src.c File Reference

```
#include "rtc.h"
#include <time.h>
#include <arm/mx7x.h>
```

### Functions

- int [init\\_mx7src](#) (struct chip\_loc \*chip, char \*argv[])
- int [get\\_mx7src](#) (struct tm \*tm, int cent\_reg)
- int [set\\_mx7src](#) (struct tm \*tm, int cent\_reg)

### 20.90.1 Detailed Description

RTC driver source file.

## 20.91 src/utis/r/rtc/nto/clk\_net.c File Reference

```
#include "rtc.h"  
#include <sys/types.h>  
#include <sys/stat.h>  
#include <sys/procfs.h>  
#include <sys/netmgr.h>  
#include <fcntl.h>
```

### Functions

- int [init\\_net](#) (struct chip\_loc \*chip, char \*argv[])
- int [get\\_net](#) (struct tm \*tm, int cent\_reg)
- int [set\\_net](#) (struct tm \*tm, int cent\_reg)

### 20.91.1 Detailed Description

RTC driver source file.

## 20.92 src/utis/r/rtc/nto/support.c File Reference

```
#include <stddef.h>  
#include <inttypes.h>  
#include <dlfcn.h>  
#include <sys/syspage.h>  
#include <hw/sysinfo.h>  
#include <sys/hwinfo.h>  
#include "rtc.h"
```

### Functions

- char \* [query\\_clock\\_hw](#) (struct chip\_loc \*chip)
- int [load\\_external\\_clock](#) (const char \*given\_name, struct rtc\_desc \*clk)
- int [close\\_external\\_clock](#) (void)

### 20.92.1 Detailed Description

RTC driver source file.

## 20.93 src/utis/r/rtc/qnxrtc.c File Reference

```
#include "rtc.h"
```

## Functions

- unsigned [chip\\_read](#) (unsigned off, unsigned size)
- void [chip\\_write](#) (unsigned off, unsigned val, unsigned size)
- int [main](#) (int argc, char \*argv[])

### 20.93.1 Detailed Description

RTC driver source file.

## 20.94 src/utills/r rtc/rtc.h File Reference

```
#include <inttypes.h>
#include <stdio.h>
#include <time.h>
#include <string.h>
#include <unistd.h>
#include <stdlib.h>
#include <errno.h>
#include <sys/mman.h>
#include <sys/types.h>
#include <sys/stat.h>
#include <fcntl.h>
#include <sys/timers.h>
#include <sys/osinfo.h>
#include <i86.h>
#include <conio.h>
```

## Functions

- int [load\\_external\\_clock](#) (const char \*given\_name, struct rtc\_desc \*clk)
- int [close\\_external\\_clock](#) (void)
- char \* [query\\_clock\\_hw](#) (struct chip\_loc \*)
- unsigned [chip\\_read](#) (unsigned off, unsigned size)
- void [chip\\_write](#) (unsigned off, unsigned val, unsigned size)
- int [init\\_net](#) (struct chip\_loc \*chip, char \*argv[])
- int [get\\_net](#) (struct tm \*tm, int cent\_reg)
- int [set\\_net](#) (struct tm \*tm, int cent\_reg)

### 20.94.1 Detailed Description

RTC driver header file.



# Index

- [\\_NAND\\_dma\\_read\\_status\\_device\\_t, 162](#)
- [\\_apbh\\_dma\\_gpmi1\\_t, 151](#)
- [\\_apbh\\_dma\\_gpmi3\\_t, 151](#)
- [\\_apbh\\_dma\\_gpmi5\\_t, 152](#)
- [\\_apbh\\_dma\\_t, 152](#)
- [\\_chipio\\_t, 152](#)
  - [v\\_data\\_fs\\_buf, 153](#)
  - [v\\_data\\_page\\_buf, 153](#)
- [\\_dma\\_blk\\_erase\\_t, 153](#)
- [\\_dma\\_programEcc\\_t, 153](#)
- [\\_dma\\_programRaw\\_t, 154](#)
- [\\_dma\\_readEcc\\_device\\_t, 154](#)
- [\\_dma\\_readRaw\\_device\\_t, 155](#)
- [\\_dma\\_read\\_id\\_device\\_t, 154](#)
- [\\_dma\\_reset\\_device\\_t, 155](#)
- [\\_imx\\_dev, 155](#)
  - [i2c\\_freq\\_val, 156](#)
  - [iid, 156](#)
  - [input\\_clk, 156](#)
  - [intr, 156](#)
  - [intrevent, 156](#)
  - [own\\_addr, 156](#)
  - [physbase, 156](#)
  - [regbase, 157](#)
  - [reglen, 157](#)
  - [restart, 157](#)
  - [slave\\_addr, 157](#)
  - [slave\\_addr\\_fmt, 157](#)
  - [speed, 157](#)
- [\\_imx\\_ext, 158](#)
  - [bw, 158](#)
  - [cd\\_base, 158](#)
  - [cd\\_iid, 158](#)
  - [cd\\_irq, 158](#)
  - [cd\\_pbase, 159](#)
  - [cd\\_pin, 159](#)
  - [emmc, 159](#)
  - [nocd, 159](#)
  - [rs\\_pbase, 159](#)
  - [rs\\_pin, 159](#)
  - [vdd1\\_8, 159](#)
  - [wp\\_base, 160](#)
  - [wp\\_pbase, 160](#)
  - [wp\\_pin, 160](#)
- [\\_imx\\_qspi\\_t, 160](#)
- [\\_imx\\_sdhcx\\_adma32\\_t, 161](#)
- [\\_imx\\_usdhcx\\_hc, 161](#)
  - [sdma\\_iid, 161](#)
- [\\_spare\\_t, 162](#)
  - [align0, 162](#)
  - [align1, 162](#)
  - [align2, 163](#)
  - [cluster, 163](#)
  - [erasesig, 163](#)
  - [fid, 163](#)
  - [nclusters, 163](#)
  - [sequence, 163](#)
  - [status, 163](#)
  - [status2, 164](#)
- [adc\\_mute](#)
  - [wm8960\\_context, 180](#)
- [adc\\_volume](#)
  - [wm8960\\_context, 180](#)
- [addr](#)
  - [microcode\\_info\\_t, 173](#)
- [align0](#)
  - [\\_spare\\_t, 162](#)
- [align1](#)
  - [\\_spare\\_t, 162](#)
- [align2](#)
  - [\\_spare\\_t, 163](#)
- [apbh\\_dma\\_gpmi1\\_t](#)
  - [Chip interface, 61](#)
- [apbh\\_dma\\_gpmi3\\_t](#)
  - [Chip interface, 61](#)
- [apbh\\_dma\\_gpmi5\\_t](#)
  - [Chip interface, 61](#)
- [apbh\\_dma\\_t](#)
  - [Chip interface, 62](#)
- [apbh\\_init](#)
  - [DMA, 68](#)
- [apbh\\_init\\_dma\\_channel](#)
  - [DMA, 68](#)
- [apbh\\_intr\\_wait](#)
  - [DMA, 68](#)
- [apbhint\\_thread](#)
  - [DMA, 69](#)
- [base](#)
  - [imx\\_sai\\_data, 167](#)
- [bch\\_get\\_ecc\\_status](#)
  - [ECC, 70](#)
- [bch\\_init](#)
  - [ECC, 70](#)
- [bch\\_intr\\_wait](#)
  - [ECC, 71](#)
- [bch\\_set\\_erase\\_threshold](#)
  - [ECC, 71](#)

- bch\_set\_layout
  - ECC, 71
- bchint\_thread
  - ECC, 71
- bit\_delay
  - imx\_sai\_xfer\_config, 168
- Board specific interface, 106
  - bs\_event, 106
  - imx\_ext\_t, 106
  - my\_getsubopt, 106
- bs\_event
  - Board specific interface, 106
- bsd\_mii\_initmedia
  - Ethernet driver for io-pkt (devnp-fec-imx.so), 19
- bsd\_mii\_mediatechange
  - Ethernet driver for io-pkt (devnp-fec-imx.so), 19
- bsd\_mii\_mediatestatus
  - Ethernet driver for io-pkt (devnp-fec-imx.so), 19
- buf
  - imx\_stream\_dma, 171
- buf\_paddr
  - sdma\_bd\_t, 176
- bw
  - \_imx\_ext, 158
- C
  - sdma\_bd\_cmd\_and\_status\_s, 174
- CAN - Controller Area Network driver (dev-can-imx), 121
  - can\_debug, 122
  - can\_drvr\_devctl, 122
  - can\_drvr\_transmit, 122
  - can\_init\_hw, 122
  - can\_init\_intr, 123
  - can\_intr, 123
  - can\_print\_mailbox, 123
  - can\_print\_reg, 123
  - can\_tx, 124
  - create\_device, 124
  - device\_init, 124
  - main, 124
  - mdriver\_find\_mbxid, 125
  - mdriver\_init, 125
  - mdriver\_init\_data, 125
  - mdriver\_print\_data, 126
  - set\_port32, 126
- COMMAND
  - sdma\_bd\_cmd\_and\_status\_s, 174
- callback\_reenable\_descr
  - SDMA library (libdma-sdma-imx7x), 133
- can\_debug
  - CAN - Controller Area Network driver (dev-can-imx), 122
- can\_drvr\_devctl
  - CAN - Controller Area Network driver (dev-can-imx), 122
- can\_drvr\_transmit
  - CAN - Controller Area Network driver (dev-can-imx), 122
- can\_init\_hw
  - CAN - Controller Area Network driver (dev-can-imx), 122
- can\_init\_intr
  - CAN - Controller Area Network driver (dev-can-imx), 123
- can\_intr
  - CAN - Controller Area Network driver (dev-can-imx), 123
- can\_print\_mailbox
  - CAN - Controller Area Network driver (dev-can-imx), 123
- can\_print\_reg
  - CAN - Controller Area Network driver (dev-can-imx), 123
- can\_tx
  - CAN - Controller Area Network driver (dev-can-imx), 124
- caps
  - imx\_stream\_pcm, 172
- ccb\_arr
  - sdma\_shmem\_t, 179
- cd\_base
  - \_imx\_ext, 158
- cd\_iid
  - \_imx\_ext, 158
- cd\_irq
  - \_imx\_ext, 158
- cd\_pbase
  - \_imx\_ext, 159
- cd\_pin
  - \_imx\_ext, 159
- cfg
  - imx\_sai\_data, 167
- chan\_create
  - SDMA library (libdma-sdma-imx7x), 133
- chan\_destroy
  - SDMA library (libdma-sdma-imx7x), 133
- Chip interface, 57
  - apbh\_dma\_gpmi1\_t, 61
  - apbh\_dma\_gpmi3\_t, 61
  - apbh\_dma\_gpmi5\_t, 61
  - apbh\_dma\_t, 62
  - chipio, 62
  - create\_blockErase\_descriptor, 62
  - create\_readEcc\_descriptor, 63
  - create\_readId\_descriptor, 63
  - create\_readRaw\_descriptor, 63
  - create\_readStatus2\_descriptor, 63
  - create\_readStatus\_descriptor, 64
  - create\_reset\_descriptor, 64
  - create\_writeEcc\_descriptor, 64
  - create\_writeRaw\_descriptor, 64
  - device\_to\_nfc, 65
  - dma\_blk\_erase\_t, 62
  - dma\_programEcc\_t, 62
  - dma\_programRaw\_t, 62
  - dma\_read\_id\_device\_t, 62
  - dma\_read\_status\_t, 62



- dma\_readEcc\_device\_t, [62](#)
- dma\_readRaw\_device\_t, [62](#)
- dma\_reset\_device\_t, [62](#)
- is\_dma\_active, [65](#)
- NAND\_DMA\_WAIT4RDY\_CMD, [61](#)
- NAND\_DMA\_WAIT4RDY\_PIO, [61](#)
- nand\_init, [65](#)
- nand\_wait\_busy, [66](#)
- nfc\_to\_device, [66](#)
- run\_dma, [66](#)
- chip\_read
  - RTC - Real Time Clock, [116](#)
- chip\_write
  - RTC - Real Time Clock, [116](#)
- chipio
  - Chip interface, [62](#)
- chn
  - imx\_stream\_dma, [171](#)
- chnl\_type
  - imx\_stream\_dma, [171](#)
- clk\_pol
  - imx\_sai\_xfer\_config, [168](#)
- close\_external\_clock
  - RTC - Real Time Clock, [116](#)
- cluster
  - \_spare\_t, [163](#)
- codec\_mixer
  - WM8960 codec driver, [50](#)
- codec\_set\_rate
  - WM8960 codec driver, [51](#)
- Commands, [87](#)
  - iswriting, [88](#)
  - page\_program, [88](#)
  - pd\_release, [89](#)
  - read\_cfg, [89](#)
  - read\_erase\_status, [89](#)
  - read\_from, [90](#)
  - read\_ident, [90](#)
  - read\_status, [90](#)
  - sector\_erase, [91](#)
  - write\_status, [91](#)
- config
  - imx\_stream\_pcm, [172](#)
- create\_blockErase\_descriptor
  - Chip interface, [62](#)
- create\_device
  - CAN - Controller Area Network driver (dev-can-imx), [124](#)
- create\_readEcc\_descriptor
  - Chip interface, [63](#)
- create\_readId\_descriptor
  - Chip interface, [63](#)
- create\_readRaw\_descriptor
  - Chip interface, [63](#)
- create\_readStatus2\_descriptor
  - Chip interface, [63](#)
- create\_readStatus\_descriptor
  - Chip interface, [64](#)
- create\_reset\_descriptor
  - Chip interface, [64](#)
- create\_writeEcc\_descriptor
  - Chip interface, [64](#)
- create\_writeRaw\_descriptor
  - Chip interface, [64](#)
- ctor
  - SDMA library (libdma-sdma-imx7x), [133](#)
- ctrl\_destroy
  - SAI - Synchronous Audio Interface driver (deva-ctrl-mx-sai\_wm8960.so), [41](#)
- ctrl\_init
  - SAI - Synchronous Audio Interface driver (deva-ctrl-mx-sai\_wm8960.so), [42](#)
- ctrl\_version
  - SAI - Synchronous Audio Interface driver (deva-ctrl-mx-sai\_wm8960.so), [42](#)
- D
  - sdma\_bd\_cmd\_and\_status\_s, [175](#)
- DMA, [68](#)
  - apbh\_init, [68](#)
  - apbh\_init\_dma\_channel, [68](#)
  - apbh\_intr\_wait, [68](#)
  - apbhint\_thread, [69](#)
- dac\_mute
  - wm8960\_context, [181](#)
- dac\_volume
  - wm8960\_context, [181](#)
- device\_init
  - CAN - Controller Area Network driver (dev-can-imx), [124](#)
- device\_to\_nfc
  - Chip interface, [65](#)
- devio.h
  - ETFS\_META\_SIZE\_PER\_SUBBLOCK, [206](#)
  - spare\_t, [207](#)
- devio\_eraseblk
  - ETFS low level driver (fs-etfs-imx-micron), [54](#)
- devio\_init
  - ETFS low level driver (fs-etfs-imx-micron), [54](#)
- devio\_options
  - ETFS low level driver (fs-etfs-imx-micron), [55](#)
- devio\_postcluster
  - ETFS low level driver (fs-etfs-imx-micron), [55](#)
- devio\_readcluster
  - ETFS low level driver (fs-etfs-imx-micron), [55](#)
- devio\_readtrans
  - ETFS low level driver (fs-etfs-imx-micron), [56](#)
- devio\_sync
  - ETFS low level driver (fs-etfs-imx-micron), [56](#)
- dma
  - imx\_stream, [170](#)
- dma\_blk\_erase\_t
  - Chip interface, [62](#)
- dma\_programEcc\_t
  - Chip interface, [62](#)
- dma\_programRaw\_t
  - Chip interface, [62](#)

- dma\_read\_id\_device\_t
  - Chip interface, [62](#)
- dma\_read\_status\_t
  - Chip interface, [62](#)
- dma\_readEcc\_device\_t
  - Chip interface, [62](#)
- dma\_readRaw\_device\_t
  - Chip interface, [62](#)
- dma\_reset\_device\_t
  - Chip interface, [62](#)
- dma\_xfer\_regs
  - sdma\_ch\_ctx\_t, [178](#)
- drain\_check
  - Serial Asynchronous driver (devc-serial-imx), [128](#)
- dtor
  - SDMA library (libdma-sdma-imx7x), [133](#)
- dump\_mbuf
  - Ethernet driver for io-pkt (devnp-fec-imx.so), [19](#)
- DumpMAC
  - Ethernet driver for io-pkt (devnp-fec-imx.so), [20](#)
- DumpPhy
  - Ethernet driver for io-pkt (devnp-fec-imx.so), [20](#)
- E
  - sdma\_bd\_cmd\_and\_status\_s, [175](#)
- ECC, [70](#)
  - bch\_get\_ecc\_status, [70](#)
  - bch\_init, [70](#)
  - bch\_intr\_wait, [71](#)
  - bch\_set\_erase\_threshold, [71](#)
  - bch\_set\_layout, [71](#)
  - bchint\_thread, [71](#)
- ETFS low level driver (fs-etfs-imx-micron), [53](#)
  - devio\_eraseblk, [54](#)
  - devio\_init, [54](#)
  - devio\_options, [55](#)
  - devio\_postcluster, [55](#)
  - devio\_readcluster, [55](#)
  - devio\_readtrans, [56](#)
  - devio\_sync, [56](#)
- ETFS\_META\_SIZE\_PER\_SUBBLOCK
  - devio.h, [206](#)
- edit
  - Serial Asynchronous driver (devc-serial-imx), [128](#)
- emmc
  - \_imx\_ext, [159](#)
- erasesig
  - \_spare\_t, [163](#)
- Ethernet driver for io-pkt (devnp-fec-imx.so), [17](#)
  - bsd\_mii\_initmedia, [19](#)
  - bsd\_mii\_mediachange, [19](#)
  - bsd\_mii\_mediastatus, [19](#)
  - dump\_mbuf, [19](#)
  - DumpMAC, [20](#)
  - DumpPhy, [20](#)
  - imx\_MDI\_MonitorPhy, [23](#)
  - imx\_bcm54220\_phy\_init, [20](#)
  - imx\_clear\_stats, [20](#)
  - imx\_detect, [20](#)
  - imx\_enable\_interrupt, [21](#)
  - imx\_enable\_queue, [21](#)
  - imx\_get\_phy\_addr, [22](#)
  - imx\_init\_phy, [22](#)
  - imx\_ioctl, [22](#)
  - imx\_isr, [23](#)
  - imx\_mii\_callback, [23](#)
  - imx\_mii\_read, [23](#)
  - imx\_mii\_write, [24](#)
  - imx\_output, [24](#)
  - imx\_process\_interrupt, [24](#)
  - imx\_process\_queue, [25](#)
  - imx\_ptp\_add\_rx\_timestamp, [25](#)
  - imx\_ptp\_add\_tx\_timestamp, [26](#)
  - imx\_ptp\_cal, [26](#)
  - imx\_ptp\_get\_cnt, [26](#)
  - imx\_ptp\_get\_rx\_timestamp, [26](#)
  - imx\_ptp\_get\_tx\_timestamp, [27](#)
  - imx\_ptp\_ioctl, [27](#)
  - imx\_ptp\_is\_eventmsg, [28](#)
  - imx\_ptp\_set\_cnt, [28](#)
  - imx\_ptp\_set\_compensation, [28](#)
  - imx\_ptp\_start, [29](#)
  - imx\_ptp\_stop, [29](#)
  - imx\_receive, [29](#)
  - imx\_rx\_thread, [30](#)
  - imx\_rx\_thread\_quiesce, [30](#)
  - imx\_sabreauto\_rework, [30](#)
  - imx\_set\_multicast, [30](#)
  - imx\_set\_tx\_bw, [30](#)
  - imx\_setup\_phy, [31](#)
  - imx\_speedduplex, [31](#)
  - imx\_start, [31](#)
  - imx\_transmit\_complete, [32](#)
  - imx\_tx, [32](#)
  - imx\_update\_stats, [32](#)
- event
  - imx\_stream\_dma, [171](#)
- event\_num
  - imx\_stream\_dma, [171](#)
- ext\_buf\_paddr
  - sdma\_bd\_t, [176](#)
- f3s\_qspi\_close
  - FFS3 low level driver (devf-qspi-imx), [75](#)
- f3s\_qspi\_erase
  - FFS3 low level driver (devf-qspi-imx), [75](#)
- f3s\_qspi\_ident
  - FFS3 low level driver (devf-qspi-imx), [75](#)
- f3s\_qspi\_open
  - FFS3 low level driver (devf-qspi-imx), [76](#)
- f3s\_qspi\_page
  - FFS3 low level driver (devf-qspi-imx), [76](#)
- f3s\_qspi\_read
  - FFS3 low level driver (devf-qspi-imx), [76](#)
- f3s\_qspi\_reset
  - FFS3 low level driver (devf-qspi-imx), [77](#)
- f3s\_qspi\_status
  - FFS3 low level driver (devf-qspi-imx), [77](#)

- f3s\_qspi\_sync
  - FFS3 low level driver (devf-qspi-imx), 77
- f3s\_qspi\_write
  - FFS3 low level driver (devf-qspi-imx), 78
- FFS3 low level driver (devf-qspi-imx), 73
  - f3s\_qspi\_close, 75
  - f3s\_qspi\_erase, 75
  - f3s\_qspi\_ident, 75
  - f3s\_qspi\_open, 76
  - f3s\_qspi\_page, 76
  - f3s\_qspi\_read, 76
  - f3s\_qspi\_reset, 77
  - f3s\_qspi\_status, 77
  - f3s\_qspi\_sync, 77
  - f3s\_qspi\_write, 78
  - main, 78
- fid
  - \_spare\_t, 163
- find\_best\_ic
  - I2C - Inter-Integrated Circuit driver (i2c-imx), 94
- Flash Controller, 80
  - IMX\_QSPI\_AMBA\_BASE\_ADDRESS, 82
  - imx\_qspi\_clear\_fifo, 82
  - imx\_qspi\_close, 82
  - imx\_qspi\_create\_lut\_record, 83
  - imx\_qspi\_lock\_lut, 83
  - imx\_qspi\_open, 83
  - imx\_qspi\_read\_data, 83
  - imx\_qspi\_send\_ip\_cmd, 84
  - imx\_qspi\_send\_ip\_nowait\_cmd, 84
  - imx\_qspi\_setcfg, 84
  - imx\_qspi\_unlock\_lut, 85
  - imx\_qspi\_write\_data, 85
  - imx\_qspi\_write\_lut, 85
  - int\_thread, 86
  - qspi\_intr\_wait, 86
- funcs
  - imx\_stream\_pcm, 172
- g\_reg
  - sdma\_ch\_ctx\_t, 178
- get\_dmafuncs
  - SDMA library (libdma-sdma-imx7x), 133
- get\_mx7src
  - RTC - Real Time Clock, 116
- get\_net
  - RTC - Real Time Clock, 117
- gpmi\_set\_busy\_timeout
  - PIO, 72
- gpmi\_soft\_reset
  - PIO, 72
- Host controller interface, 108
  - imx\_sdhcx\_adma32\_t, 108
  - imx\_sdhcx\_dinit, 108
  - imx\_sdhcx\_hc\_t, 108
  - imx\_sdhcx\_init, 109
- hp\_mute
  - wm8960\_context, 181
- hp\_volume
  - wm8960\_context, 181
- I
  - sdma\_bd\_cmd\_and\_status\_s, 175
- I2C - Inter-Integrated Circuit driver (i2c-imx), 93
  - find\_best\_ic, 94
  - i2c\_master\_getfuncs, 95
  - imx\_dev\_t, 94
  - imx\_driver\_info, 95
  - imx\_fini, 95
  - imx\_i2c\_reset, 96
  - imx\_init, 96
  - imx\_options, 96
  - imx\_recv, 97
  - imx\_recvbyte, 97
  - imx\_send, 98
  - imx\_sendaddr10, 98
  - imx\_sendaddr7, 99
  - imx\_sendbyte, 99
  - imx\_set\_bus\_speed, 99
  - imx\_set\_slave\_addr, 100
  - imx\_version\_info, 100
  - imx\_wait\_bus\_not\_busy, 101
  - imx\_wait\_status, 101
  - query\_hwi\_device, 101
- i2c\_dev
  - imx\_card, 164
- i2c\_fd
  - wm8960\_context, 181
- i2c\_freq\_val
  - \_imx\_dev, 156
- i2c\_master\_getfuncs
  - I2C - Inter-Integrated Circuit driver (i2c-imx), 95
- i2c\_num
  - wm8960\_context, 181
- IMX\_QSPI\_AMBA\_BASE\_ADDRESS
  - Flash Controller, 82
- IMX\_SAI\_ASYNC
  - SAI - Synchronous Audio Interface driver (deva-ctrl-mx-sai\_wm8960.so), 41
- IMX\_SAI\_MASTER
  - SAI - Synchronous Audio Interface driver (deva-ctrl-mx-sai\_wm8960.so), 41
- IMX\_SAI\_PROTOCOL\_I2S
  - SAI - Synchronous Audio Interface driver (deva-ctrl-mx-sai\_wm8960.so), 41
- IMX\_SAI\_PROTOCOL\_PCM
  - SAI - Synchronous Audio Interface driver (deva-ctrl-mx-sai\_wm8960.so), 41
- IMX\_SAI\_SLAVE
  - SAI - Synchronous Audio Interface driver (deva-ctrl-mx-sai\_wm8960.so), 41
- IMX\_SAI\_SYNC\_RX\_WITH\_TX
  - SAI - Synchronous Audio Interface driver (deva-ctrl-mx-sai\_wm8960.so), 41
- IMX\_STREAM\_ACQUIRE
  - SAI - Synchronous Audio Interface driver (deva-ctrl-mx-sai\_wm8960.so), 41

- IMX\_STREAM\_GO
  - SAI - Synchronous Audio Interface driver (deva-ctrl-mx-sai\_wm8960.so), [41](#)
- IMX\_STREAM\_STOP
  - SAI - Synchronous Audio Interface driver (deva-ctrl-mx-sai\_wm8960.so), [41](#)
- IPL - Initial Program Loader (ipl-imx-sabre), [113](#)
- iid
  - \_imx\_dev, [156](#)
- imx\_MDI\_MonitorPhy
  - Ethernet driver for io-pkt (devnp-fec-imx.so), [23](#)
- imx\_bcm54220\_phy\_init
  - Ethernet driver for io-pkt (devnp-fec-imx.so), [20](#)
- imx\_cap\_pulse\_hdr
  - SAI - Synchronous Audio Interface driver (deva-ctrl-mx-sai\_wm8960.so), [42](#)
- imx\_capabilities
  - SAI - Synchronous Audio Interface driver (deva-ctrl-mx-sai\_wm8960.so), [43](#)
- imx\_capture\_acquire
  - SAI - Synchronous Audio Interface driver (deva-ctrl-mx-sai\_wm8960.so), [43](#)
- imx\_capture\_release
  - SAI - Synchronous Audio Interface driver (deva-ctrl-mx-sai\_wm8960.so), [43](#)
- imx\_capture\_trigger
  - SAI - Synchronous Audio Interface driver (deva-ctrl-mx-sai\_wm8960.so), [44](#)
- imx\_card, [164](#)
  - i2c\_dev, [164](#)
  - lock, [164](#)
  - mixer, [165](#)
  - mixeropts, [165](#)
  - pcm, [165](#)
  - sai, [165](#)
  - sdmafuncs, [165](#)
  - strm, [165](#)
  - sys\_clk, [165](#)
- imx\_clear\_stats
  - Ethernet driver for io-pkt (devnp-fec-imx.so), [20](#)
- imx\_detect
  - Ethernet driver for io-pkt (devnp-fec-imx.so), [20](#)
- imx\_dev\_t
  - I2C - Inter-Integrated Circuit driver (i2c-imx), [94](#)
- imx\_driver\_info
  - I2C - Inter-Integrated Circuit driver (i2c-imx), [95](#)
- imx\_enable\_interrupt
  - Ethernet driver for io-pkt (devnp-fec-imx.so), [21](#)
- imx\_enable\_queue
  - Ethernet driver for io-pkt (devnp-fec-imx.so), [21](#)
- imx\_ext\_t
  - Board specific interface, [106](#)
- imx\_extra\_process\_args\_callout
  - USB controller device mode mass storage mode DLL (devu-usbmass-imx-ci.so), [146](#)
- imx\_fc\_qspi.h
  - imx\_qspi\_t, [214](#)
- imx\_fini
  - I2C - Inter-Integrated Circuit driver (i2c-imx), [95](#)
- imx\_get\_phy\_addr
  - Ethernet driver for io-pkt (devnp-fec-imx.so), [22](#)
- imx\_i2c\_reset
  - I2C - Inter-Integrated Circuit driver (i2c-imx), [96](#)
- imx\_init
  - I2C - Inter-Integrated Circuit driver (i2c-imx), [96](#)
- imx\_init\_phy
  - Ethernet driver for io-pkt (devnp-fec-imx.so), [22](#)
- imx\_ioctl
  - Ethernet driver for io-pkt (devnp-fec-imx.so), [22](#)
- imx\_isr
  - Ethernet driver for io-pkt (devnp-fec-imx.so), [23](#)
- imx\_mii\_callback
  - Ethernet driver for io-pkt (devnp-fec-imx.so), [23](#)
- imx\_mii\_read
  - Ethernet driver for io-pkt (devnp-fec-imx.so), [23](#)
- imx\_mii\_write
  - Ethernet driver for io-pkt (devnp-fec-imx.so), [24](#)
- imx\_options
  - I2C - Inter-Integrated Circuit driver (i2c-imx), [96](#)
- imx\_otg\_fini
  - USB controller device mode mass storage mode DLL (devu-usbmass-imx-ci.so), [146](#)
- imx\_otg\_init
  - USB controller device mode mass storage mode DLL (devu-usbmass-imx-ci.so), [146](#)
- imx\_output
  - Ethernet driver for io-pkt (devnp-fec-imx.so), [24](#)
- imx\_parse\_commandline
  - SAI - Synchronous Audio Interface driver (deva-ctrl-mx-sai\_wm8960.so), [44](#)
- imx\_play\_pulse\_hdr
  - SAI - Synchronous Audio Interface driver (deva-ctrl-mx-sai\_wm8960.so), [44](#)
- imx\_playback\_acquire
  - SAI - Synchronous Audio Interface driver (deva-ctrl-mx-sai\_wm8960.so), [45](#)
- imx\_playback\_release
  - SAI - Synchronous Audio Interface driver (deva-ctrl-mx-sai\_wm8960.so), [45](#)
- imx\_playback\_trigger
  - SAI - Synchronous Audio Interface driver (deva-ctrl-mx-sai\_wm8960.so), [45](#)
- imx\_prepare
  - SAI - Synchronous Audio Interface driver (deva-ctrl-mx-sai\_wm8960.so), [46](#)
- imx\_process\_interrupt
  - Ethernet driver for io-pkt (devnp-fec-imx.so), [24](#)
- imx\_process\_queue
  - Ethernet driver for io-pkt (devnp-fec-imx.so), [25](#)
- imx\_ptp\_add\_rx\_timestamp
  - Ethernet driver for io-pkt (devnp-fec-imx.so), [25](#)
- imx\_ptp\_add\_tx\_timestamp
  - Ethernet driver for io-pkt (devnp-fec-imx.so), [26](#)
- imx\_ptp\_cal
  - Ethernet driver for io-pkt (devnp-fec-imx.so), [26](#)
- imx\_ptp\_get\_cnt

- Ethernet driver for io-pkt (devnp-fec-imx.so), 26
- imx\_ptp\_get\_rx\_timestamp
  - Ethernet driver for io-pkt (devnp-fec-imx.so), 26
- imx\_ptp\_get\_tx\_timestamp
  - Ethernet driver for io-pkt (devnp-fec-imx.so), 27
- imx\_ptp\_ioctl
  - Ethernet driver for io-pkt (devnp-fec-imx.so), 27
- imx\_ptp\_is\_eventmsg
  - Ethernet driver for io-pkt (devnp-fec-imx.so), 28
- imx\_ptp\_set\_cnt
  - Ethernet driver for io-pkt (devnp-fec-imx.so), 28
- imx\_ptp\_set\_compensation
  - Ethernet driver for io-pkt (devnp-fec-imx.so), 28
- imx\_ptp\_start
  - Ethernet driver for io-pkt (devnp-fec-imx.so), 29
- imx\_ptp\_stop
  - Ethernet driver for io-pkt (devnp-fec-imx.so), 29
- imx\_qspi\_clear\_fifo
  - Flash Controller, 82
- imx\_qspi\_close
  - Flash Controller, 82
- imx\_qspi\_create\_lut\_record
  - Flash Controller, 83
- imx\_qspi\_lock\_lut
  - Flash Controller, 83
- imx\_qspi\_lutx\_t, 166
- imx\_qspi\_open
  - Flash Controller, 83
- imx\_qspi\_read\_data
  - Flash Controller, 83
- imx\_qspi\_send\_ip\_cmd
  - Flash Controller, 84
- imx\_qspi\_send\_ip\_nowait\_cmd
  - Flash Controller, 84
- imx\_qspi\_setcfg
  - Flash Controller, 84
- imx\_qspi\_t
  - imx\_fc\_qspi.h, 214
- imx\_qspi\_unlock\_lut
  - Flash Controller, 85
- imx\_qspi\_write\_data
  - Flash Controller, 85
- imx\_qspi\_write\_lut
  - Flash Controller, 85
- imx\_receive
  - Ethernet driver for io-pkt (devnp-fec-imx.so), 29
- imx\_recv
  - I2C - Inter-Integrated Circuit driver (i2c-imx), 97
- imx\_recvbyte
  - I2C - Inter-Integrated Circuit driver (i2c-imx), 97
- imx\_rx\_thread
  - Ethernet driver for io-pkt (devnp-fec-imx.so), 30
- imx\_rx\_thread\_quiesce
  - Ethernet driver for io-pkt (devnp-fec-imx.so), 30
- imx\_sabreauto\_rework
  - Ethernet driver for io-pkt (devnp-fec-imx.so), 30
- imx\_sai\_config\_default\_protocol\_flags
  - SAI - Synchronous Audio Interface driver (deva-ctrl-mx-sai\_wm8960.so), 46
- imx\_sai\_data, 166
  - base, 167
  - cfg, 167
  - reg, 167
  - xfer\_sync\_mode, 167
- imx\_sai\_data\_t
  - SAI - Synchronous Audio Interface driver (deva-ctrl-mx-sai\_wm8960.so), 40
- imx\_sai\_init
  - SAI - Synchronous Audio Interface driver (deva-ctrl-mx-sai\_wm8960.so), 46
- imx\_sai\_mode
  - SAI - Synchronous Audio Interface driver (deva-ctrl-mx-sai\_wm8960.so), 41
- imx\_sai\_mode\_t
  - SAI - Synchronous Audio Interface driver (deva-ctrl-mx-sai\_wm8960.so), 40
- imx\_sai\_protocol
  - SAI - Synchronous Audio Interface driver (deva-ctrl-mx-sai\_wm8960.so), 41
- imx\_sai\_protocol\_t
  - SAI - Synchronous Audio Interface driver (deva-ctrl-mx-sai\_wm8960.so), 40
- imx\_sai\_set\_clock\_rate
  - SAI - Synchronous Audio Interface driver (deva-ctrl-mx-sai\_wm8960.so), 47
- imx\_sai\_sync\_mode
  - SAI - Synchronous Audio Interface driver (deva-ctrl-mx-sai\_wm8960.so), 41
- imx\_sai\_sync\_mode\_t
  - SAI - Synchronous Audio Interface driver (deva-ctrl-mx-sai\_wm8960.so), 40
- imx\_sai\_xfer\_config, 167
  - bit\_delay, 168
  - clk\_pol, 168
  - mode, 168
  - msel, 168
  - nslots, 168
  - protocol, 168
  - sample\_rate, 168
  - sample\_rate\_max, 169
  - sample\_rate\_min, 169
  - sample\_size, 169
  - sync\_len, 169
  - sync\_pol, 169
  - voices, 169
- imx\_sai\_xfer\_config\_t
  - SAI - Synchronous Audio Interface driver (deva-ctrl-mx-sai\_wm8960.so), 40
- imx\_sdhcx\_adma32\_t
  - Host controller interface, 108
- imx\_sdhcx\_dinit
  - Host controller interface, 108
- imx\_sdhcx\_hc\_t
  - Host controller interface, 108
- imx\_sdhcx\_init

- Host controller interface, [109](#)
- imx\_send
  - I2C - Inter-Integrated Circuit driver (i2c-imx), [98](#)
- imx\_sendaddr10
  - I2C - Inter-Integrated Circuit driver (i2c-imx), [98](#)
- imx\_sendaddr7
  - I2C - Inter-Integrated Circuit driver (i2c-imx), [99](#)
- imx\_sendbyte
  - I2C - Inter-Integrated Circuit driver (i2c-imx), [99](#)
- imx\_set\_bus\_speed
  - I2C - Inter-Integrated Circuit driver (i2c-imx), [99](#)
- imx\_set\_multicast
  - Ethernet driver for io-pkt (devnp-fec-imx.so), [30](#)
- imx\_set\_slave\_addr
  - I2C - Inter-Integrated Circuit driver (i2c-imx), [100](#)
- imx\_set\_tx\_bw
  - Ethernet driver for io-pkt (devnp-fec-imx.so), [30](#)
- imx\_setup\_phy
  - Ethernet driver for io-pkt (devnp-fec-imx.so), [31](#)
- imx\_speeduplex
  - Ethernet driver for io-pkt (devnp-fec-imx.so), [31](#)
- imx\_start
  - Ethernet driver for io-pkt (devnp-fec-imx.so), [31](#)
- imx\_stream, [170](#)
  - dma, [170](#)
  - pcm, [170](#)
  - status, [170](#)
- imx\_stream\_dma, [170](#)
  - buf, [171](#)
  - chn, [171](#)
  - chnl\_type, [171](#)
  - event, [171](#)
  - event\_num, [171](#)
  - pulse, [171](#)
- imx\_stream\_dma\_t
  - SAI - Synchronous Audio Interface driver (deva-ctrl-mx-sai\_wm8960.so), [40](#)
- imx\_stream\_pcm, [172](#)
  - caps, [172](#)
  - config, [172](#)
  - funcs, [172](#)
  - subchn, [173](#)
- imx\_stream\_pcm\_t
  - SAI - Synchronous Audio Interface driver (deva-ctrl-mx-sai\_wm8960.so), [40](#)
- imx\_stream\_status
  - SAI - Synchronous Audio Interface driver (deva-ctrl-mx-sai\_wm8960.so), [41](#)
- imx\_stream\_status\_t
  - SAI - Synchronous Audio Interface driver (deva-ctrl-mx-sai\_wm8960.so), [40](#)
- imx\_sync\_flush
  - USB controller device mode mass storage mode DLL (devu-usbmass-imx-ci.so), [147](#)
- imx\_transmit\_complete
  - Ethernet driver for io-pkt (devnp-fec-imx.so), [32](#)
- imx\_tx
  - Ethernet driver for io-pkt (devnp-fec-imx.so), [32](#)
- imx\_update\_stats
  - Ethernet driver for io-pkt (devnp-fec-imx.so), [32](#)
- imx\_version\_info
  - I2C - Inter-Integrated Circuit driver (i2c-imx), [100](#)
- imx\_wait\_bus\_not\_busy
  - I2C - Inter-Integrated Circuit driver (i2c-imx), [101](#)
- imx\_wait\_status
  - I2C - Inter-Integrated Circuit driver (i2c-imx), [101](#)
- init\_mx7src
  - RTC - Real Time Clock, [117](#)
- init\_net
  - RTC - Real Time Clock, [117](#)
- input\_clk
  - \_imx\_dev, [156](#)
- int\_thread
  - Flash Controller, [86](#)
- intr
  - \_imx\_dev, [156](#)
- intevent
  - \_imx\_dev, [156](#)
- irq\_handler
  - SDMA library (libdma-sdma-imx7x), [134](#)
- is\_dma\_active
  - Chip interface, [65](#)
- iswriting
  - Commands, [88](#)
- L
  - sdma\_bd\_cmd\_and\_status\_s, [175](#)
- load\_external\_clock
  - RTC - Real Time Clock, [118](#)
- lock
  - imx\_card, [164](#)
- main
  - CAN - Controller Area Network driver (dev-can-imx), [124](#)
  - FFS3 low level driver (devf-qspi-imx), [78](#)
  - RTC - Real Time Clock, [118](#)
  - Watchdog refresh utility (wdtkick), [36](#)
- mclk
  - wm8960\_context, [181](#)
- mdriver\_find\_mbxid
  - CAN - Controller Area Network driver (dev-can-imx), [125](#)
- mdriver\_init
  - CAN - Controller Area Network driver (dev-can-imx), [125](#)
- mdriver\_init\_data
  - CAN - Controller Area Network driver (dev-can-imx), [125](#)
- mdriver\_print\_data
  - CAN - Controller Area Network driver (dev-can-imx), [126](#)
- microcode\_info\_t, [173](#)
  - addr, [173](#)
  - p, [173](#)
  - size, [173](#)
- mixer

- imx\_card, 165
- mixeropts
  - imx\_card, 165
- mode
  - imx\_sai\_xfer\_config, 168
- mssel
  - imx\_sai\_xfer\_config, 168
- my\_attach\_pulse
  - SAI - Synchronous Audio Interface driver (deva-ctrl-mx-sai\_wm8960.so), 47
  - Serial Asynchronous driver (devc-serial-imx), 128
- my\_detach\_pulse
  - SAI - Synchronous Audio Interface driver (deva-ctrl-mx-sai\_wm8960.so), 47
  - Serial Asynchronous driver (devc-serial-imx), 129
- my\_getsubopt
  - Board specific interface, 106
- my\_pulse\_struct, 174
  
- NAND\_DMA\_WAIT4RDY\_CMD
  - Chip interface, 61
- NAND\_DMA\_WAIT4RDY\_PIO
  - Chip interface, 61
- nand\_init
  - Chip interface, 65
- nand\_wait\_busy
  - Chip interface, 66
- nclusters
  - \_spare\_t, 163
- nfc\_to\_device
  - Chip interface, 66
- nocd
  - \_imx\_ext, 159
- nslots
  - imx\_sai\_xfer\_config, 168
  
- options
  - Serial Asynchronous driver (devc-serial-imx), 129
- own\_addr
  - \_imx\_dev, 156
  
- p
  - microcode\_info\_t, 173
- PIO, 72
  - gpmi\_set\_busy\_timeout, 72
  - gpmi\_soft\_reset, 72
- paddr64
  - sdma\_shmem\_t, 179
- page\_program
  - Commands, 88
- parse\_channel\_options
  - SDMA library (libdma-sdma-imx7x), 134
- parse\_init\_options
  - SDMA library (libdma-sdma-imx7x), 134
- pc
  - sdma\_ch\_ctx\_t, 178
- pcm
  - imx\_card, 165
  - imx\_stream, 170
  
- pd\_release
  - Commands, 89
- physbase
  - \_imx\_dev, 156
- protocol
  - imx\_sai\_xfer\_config, 168
- pulse
  - imx\_stream\_dma, 171
  
- QNX startup program (startup-imx-sabre), 111
- qspi\_intr\_wait
  - Flash Controller, 86
- query\_clock\_hw
  - RTC - Real Time Clock, 119
- query\_hwi\_device
  - I2C - Inter-Integrated Circuit driver (i2c-imx), 101
  - Serial Asynchronous driver (devc-serial-imx), 129
  
- R
  - sdma\_bd\_cmd\_and\_status\_s, 175
- RTC - Real Time Clock, 115
  - chip\_read, 116
  - chip\_write, 116
  - close\_external\_clock, 116
  - get\_mx7src, 116
  - get\_net, 117
  - init\_mx7src, 117
  - init\_net, 117
  - load\_external\_clock, 118
  - main, 118
  - query\_clock\_hw, 119
  - set\_mx7src, 119
  - set\_net, 119
- ram\_microcode\_info
  - sdma\_scriptinfo\_t, 179
- read\_cfg
  - Commands, 89
- read\_erase\_status
  - Commands, 89
- read\_from
  - Commands, 90
- read\_ident
  - Commands, 90
- read\_status
  - Commands, 90
- reg
  - imx\_sai\_data, 167
- regbase
  - \_imx\_dev, 157
- register\_init
  - SDMA library (libdma-sdma-imx7x), 135
- reglen
  - \_imx\_dev, 157
- regs
  - wm8960\_context, 182
- Reserved\_22
  - sdma\_bd\_cmd\_and\_status\_s, 175
- restart
  - \_imx\_dev, 157



- rs\_pbase
  - \_imx\_ext, 159
- rs\_pin
  - \_imx\_ext, 159
- run\_dma
  - Chip interface, 66
- SAI - Synchronous Audio Interface driver (deva-ctrl-mx-sai\_wm8960.so), 37
  - ctrl\_destroy, 41
  - ctrl\_init, 42
  - ctrl\_version, 42
  - IMX\_SAI\_ASYNC, 41
  - IMX\_SAI\_MASTER, 41
  - IMX\_SAI\_PROTOCOL\_I2S, 41
  - IMX\_SAI\_PROTOCOL\_PCM, 41
  - IMX\_SAI\_SLAVE, 41
  - IMX\_SAI\_SYNC\_RX\_WITH\_TX, 41
  - IMX\_STREAM\_ACQUIRE, 41
  - IMX\_STREAM\_GO, 41
  - IMX\_STREAM\_STOP, 41
  - imx\_cap\_pulse\_hdlr, 42
  - imx\_capabilities, 43
  - imx\_capture\_acquire, 43
  - imx\_capture\_release, 43
  - imx\_capture\_trigger, 44
  - imx\_parse\_commandline, 44
  - imx\_play\_pulse\_hdlr, 44
  - imx\_playback\_acquire, 45
  - imx\_playback\_release, 45
  - imx\_playback\_trigger, 45
  - imx\_prepare, 46
  - imx\_sai\_config\_default\_protocol\_flags, 46
  - imx\_sai\_data\_t, 40
  - imx\_sai\_init, 46
  - imx\_sai\_mode, 41
  - imx\_sai\_mode\_t, 40
  - imx\_sai\_protocol, 41
  - imx\_sai\_protocol\_t, 40
  - imx\_sai\_set\_clock\_rate, 47
  - imx\_sai\_sync\_mode, 41
  - imx\_sai\_sync\_mode\_t, 40
  - imx\_sai\_xfer\_config\_t, 40
  - imx\_stream\_dma\_t, 40
  - imx\_stream\_pcm\_t, 40
  - imx\_stream\_status, 41
  - imx\_stream\_status\_t, 40
  - my\_attach\_pulse, 47
  - my\_detach\_pulse, 47
- SD/eMMC driver (devb-sdmmc-imx), 105
- SDMA library (libdma-sdma-imx7x), 131
  - callback\_reenable\_descr, 133
  - chan\_create, 133
  - chan\_destroy, 133
  - ctor, 133
  - dtor, 133
  - get\_dmafuncs, 133
  - irq\_handler, 134
  - parse\_channel\_options, 134
  - parse\_init\_options, 134
  - register\_init, 135
  - sdma\_bd\_cmd\_and\_status\_t, 132
  - sdma\_bytes\_left, 135
  - sdma\_channel\_attach, 135
  - sdma\_channel\_info, 136
  - sdma\_channel\_release, 136
  - sdma\_driver\_info, 136
  - sdma\_fini, 136
  - sdma\_init, 137
  - sdma\_query\_channel, 137
  - sdma\_setup\_xfer, 137
  - sdma\_xfer\_abort, 138
  - sdma\_xfer\_complete, 138
  - sdma\_xfer\_start, 138
  - sdmacmd\_cmdch\_create, 139
  - sdmacmd\_cmdch\_destroy, 139
  - sdmacmd\_ctx\_config, 139
  - sdmacmd\_ctx\_load, 139
  - sdmairq\_callback\_add, 140
  - sdmairq\_callback\_remove, 140
  - sdmairq\_event\_add, 140
  - sdmairq\_event\_remove, 140
  - sdmairq\_fini, 141
  - sdmairq\_init, 141
  - sdmaram\_script\_load, 141
  - sdmascript\_lookup, 141
  - sdmasync\_ccb\_paddr\_get, 142
  - sdmasync\_ccb\_ptr\_get, 142
  - sdmasync\_cmdmutex\_get, 142
  - sdmasync\_fini, 142
  - sdmasync\_init, 142
  - sdmasync\_is\_first\_process, 143
  - sdmasync\_is\_last\_process, 143
  - sdmasync\_libinit\_mutex\_get, 143
  - sdmasync\_process\_cnt\_decr, 143
  - sdmasync\_process\_cnt\_incr, 144
  - sdmasync\_regmutex\_get, 144
- sai
  - imx\_card, 165
- sample\_rate
  - imx\_sai\_xfer\_config, 168
  - wm8960\_context, 182
- sample\_rate\_max
  - imx\_sai\_xfer\_config, 169
- sample\_rate\_min
  - imx\_sai\_xfer\_config, 169
- sample\_size
  - imx\_sai\_xfer\_config, 169
  - wm8960\_context, 182
- scratch
  - sdma\_ch\_ctx\_t, 178
- script\_addr\_arr
  - sdma\_scriptinfo\_t, 179
- sdma\_bd\_cmd\_and\_status\_s, 174
  - C, 174
  - COMMAND, 174
  - D, 175



- E, 175
- I, 175
- L, 175
- R, 175
- Reserved\_22, 175
- W, 176
- sdma\_bd\_cmd\_and\_status\_t
  - SDMA library (libdma-sdma-imx7x), 132
- sdma\_bd\_t, 176
  - buf\_paddr, 176
  - ext\_buf\_paddr, 176
- sdma\_bytes\_left
  - SDMA library (libdma-sdma-imx7x), 135
- sdma\_ccb\_t, 177
- sdma\_ch\_ctx\_t, 177
  - dma\_xfer\_regs, 178
  - g\_reg, 178
  - pc, 178
  - scratch, 178
  - spc, 178
- sdma\_channel\_attach
  - SDMA library (libdma-sdma-imx7x), 135
- sdma\_channel\_info
  - SDMA library (libdma-sdma-imx7x), 136
- sdma\_channel\_release
  - SDMA library (libdma-sdma-imx7x), 136
- sdma\_driver\_info
  - SDMA library (libdma-sdma-imx7x), 136
- sdma\_fini
  - SDMA library (libdma-sdma-imx7x), 136
- sdma\_iid
  - \_imx\_usdhcx\_hc, 161
- sdma\_init
  - SDMA library (libdma-sdma-imx7x), 137
- sdma\_query\_channel
  - SDMA library (libdma-sdma-imx7x), 137
- sdma\_scriptinfo\_t, 178
  - ram\_microcode\_info, 179
  - script\_addr\_arr, 179
- sdma\_setup\_xfer
  - SDMA library (libdma-sdma-imx7x), 137
- sdma\_shmem\_t, 179
  - ccb\_arr, 179
  - paddr64, 179
- sdma\_xfer\_abort
  - SDMA library (libdma-sdma-imx7x), 138
- sdma\_xfer\_complete
  - SDMA library (libdma-sdma-imx7x), 138
- sdma\_xfer\_start
  - SDMA library (libdma-sdma-imx7x), 138
- sdmacmd\_cmdch\_create
  - SDMA library (libdma-sdma-imx7x), 139
- sdmacmd\_cmdch\_destroy
  - SDMA library (libdma-sdma-imx7x), 139
- sdmacmd\_ctx\_config
  - SDMA library (libdma-sdma-imx7x), 139
- sdmacmd\_ctx\_load
  - SDMA library (libdma-sdma-imx7x), 139
- sdmafuncs
  - imx\_card, 165
- sdmairq\_callback\_add
  - SDMA library (libdma-sdma-imx7x), 140
- sdmairq\_callback\_remove
  - SDMA library (libdma-sdma-imx7x), 140
- sdmairq\_event\_add
  - SDMA library (libdma-sdma-imx7x), 140
- sdmairq\_event\_remove
  - SDMA library (libdma-sdma-imx7x), 140
- sdmairq\_fini
  - SDMA library (libdma-sdma-imx7x), 141
- sdmairq\_init
  - SDMA library (libdma-sdma-imx7x), 141
- sdmaram\_script\_load
  - SDMA library (libdma-sdma-imx7x), 141
- sdmascript\_lookup
  - SDMA library (libdma-sdma-imx7x), 141
- sdmasync\_ccb\_paddr\_get
  - SDMA library (libdma-sdma-imx7x), 142
- sdmasync\_ccb\_ptr\_get
  - SDMA library (libdma-sdma-imx7x), 142
- sdmasync\_cmdmutex\_get
  - SDMA library (libdma-sdma-imx7x), 142
- sdmasync\_fini
  - SDMA library (libdma-sdma-imx7x), 142
- sdmasync\_init
  - SDMA library (libdma-sdma-imx7x), 142
- sdmasync\_is\_first\_process
  - SDMA library (libdma-sdma-imx7x), 143
- sdmasync\_is\_last\_process
  - SDMA library (libdma-sdma-imx7x), 143
- sdmasync\_libinit\_mutex\_get
  - SDMA library (libdma-sdma-imx7x), 143
- sdmasync\_process\_cnt\_decr
  - SDMA library (libdma-sdma-imx7x), 143
- sdmasync\_process\_cnt\_incr
  - SDMA library (libdma-sdma-imx7x), 144
- sdmasync\_regmutex\_get
  - SDMA library (libdma-sdma-imx7x), 144
- sector\_erase
  - Commands, 91
- sequence
  - \_spare\_t, 163
- ser\_stty
  - Serial Asynchronous driver (devc-serial-imx), 130
- Serial Asynchronous driver (devc-serial-imx), 127
  - drain\_check, 128
  - edit, 128
  - my\_attach\_pulse, 128
  - my\_detach\_pulse, 129
  - options, 129
  - query\_hwi\_device, 129
  - ser\_stty, 130
  - tto, 130
- set\_mx7src
  - RTC - Real Time Clock, 119
- set\_net

- RTC - Real Time Clock, [119](#)
- set\_port32
  - CAN - Controller Area Network driver (dev-can-imx), [126](#)
- size
  - microcode\_info\_t, [173](#)
- slave\_addr
  - \_imx\_dev, [157](#)
- slave\_addr\_fmt
  - \_imx\_dev, [157](#)
- spare\_t
  - devio.h, [207](#)
- spc
  - sdma\_ch\_ctx\_t, [178](#)
- speed
  - \_imx\_dev, [157](#)
- spk\_mute
  - wm8960\_context, [182](#)
- spk\_volume
  - wm8960\_context, [182](#)
- src/hardware/can/imx/canimx.c, [183](#)
- src/hardware/can/imx/canimx.h, [184](#)
- src/hardware/can/imx/driver.c, [184](#)
- src/hardware/can/imx/mdriver.c, [184](#)
- src/hardware/can/imx/proto.h, [190](#)
- src/hardware/can/public/hw/imx\_can.h, [185](#)
- src/hardware/deva/ctrl/mx/imx\_sai\_dll.c, [185](#)
- src/hardware/deva/ctrl/mx/imx\_sai\_dll.h, [186](#)
- src/hardware/deva/ctrl/mx/nto/arm/dll.le.v7.sai ↔  
wm8960/variant.h, [187](#)
- src/hardware/deva/ctrl/mx/nto/arm/dll.le.v7.sai ↔  
wm8960/wm8960.c, [188](#)
- src/hardware/deva/ctrl/mx/nto/arm/dll.le.v7.sai ↔  
wm8960/wm8960.h, [188](#)
- src/hardware/deva/ctrl/mx/proto.h, [189](#)
- src/hardware/deva/ctrl/mx/pulse.c, [191](#)
- src/hardware/devb/sdmmc/arm/imx.le.v7/bs.c, [191](#)
- src/hardware/devb/sdmmc/arm/imx.le.v7/bs.h, [192](#)
- src/hardware/devb/sdmmc/sdiodi/hc/imx\_hc.c, [192](#)
- src/hardware/devb/sdmmc/sdiodi/hc/imx\_hc.h, [193](#)
- src/hardware/devc/serial/imx/externs.c, [193](#)
- src/hardware/devc/serial/imx/externs.h, [194](#)
- src/hardware/devc/serial/imx/init.c, [218](#)
- src/hardware/devc/serial/imx/intr.c, [194](#)
- src/hardware/devc/serial/imx/main.c, [222](#)
- src/hardware/devc/serial/imx/options.c, [219](#)
- src/hardware/devc/serial/imx/proto.h, [190](#)
- src/hardware/devc/serial/imx/pulse.c, [191](#)
- src/hardware/devc/serial/imx/teedit.c, [194](#)
- src/hardware/devc/serial/imx/tto.c, [194](#)
- src/hardware/devnp/imx/bsd\_media.c, [195](#)
- src/hardware/devnp/imx/detect.c, [195](#)
- src/hardware/devnp/imx/devctl.c, [195](#)
- src/hardware/devnp/imx/event.c, [196](#)
- src/hardware/devnp/imx/fec\_imx.c, [196](#)
- src/hardware/devnp/imx/fec\_imx.h, [196](#)
- src/hardware/devnp/imx/miic.c, [198](#)
- src/hardware/devnp/imx/multicast.c, [198](#)
- src/hardware/devnp/imx/ptp.c, [199](#)
- src/hardware/devnp/imx/receive.c, [199](#)
- src/hardware/devnp/imx/stats.c, [199](#)
- src/hardware/devnp/imx/transmit.c, [200](#)
- src/hardware/etfs/nand4096/imx-micron/apbh\_dma.c, [200](#)
- src/hardware/etfs/nand4096/imx-micron/apbh\_dma.h, [201](#)
- src/hardware/etfs/nand4096/imx-micron/bch\_ecc.c, [201](#)
- src/hardware/etfs/nand4096/imx-micron/bch\_ecc.h, [202](#)
- src/hardware/etfs/nand4096/imx-micron/chipio.c, [202](#)
- src/hardware/etfs/nand4096/imx-micron/chipio.h, [203](#)
- src/hardware/etfs/nand4096/imx-micron/devio.c, [205](#)
- src/hardware/etfs/nand4096/imx-micron/devio.h, [206](#)
- src/hardware/etfs/nand4096/imx-micron/dma\_descriptor ↔  
h, [207](#)
- src/hardware/etfs/nand4096/imx-micron/gpmi\_pio ↔  
c, [208](#)
- src/hardware/etfs/nand4096/imx-micron/gpmi\_pio ↔  
h, [208](#)
- src/hardware/flash/boards/qspi-imx/arm/le.v7/variant.h, [187](#)
- src/hardware/flash/boards/qspi-imx/f3s\_qspi.h, [208](#)
- src/hardware/flash/boards/qspi-imx/f3s\_qspi\_close.c, [209](#)
- src/hardware/flash/boards/qspi-imx/f3s\_qspi\_erase.c, [209](#)
- src/hardware/flash/boards/qspi-imx/f3s\_qspi\_ident.c, [209](#)
- src/hardware/flash/boards/qspi-imx/f3s\_qspi\_main.c, [210](#)
- src/hardware/flash/boards/qspi-imx/f3s\_qspi\_open.c, [210](#)
- src/hardware/flash/boards/qspi-imx/f3s\_qspi\_page.c, [210](#)
- src/hardware/flash/boards/qspi-imx/f3s\_qspi\_read.c, [210](#)
- src/hardware/flash/boards/qspi-imx/f3s\_qspi\_reset.c, [211](#)
- src/hardware/flash/boards/qspi-imx/f3s\_qspi\_status.c, [211](#)
- src/hardware/flash/boards/qspi-imx/f3s\_qspi\_sync.c, [211](#)
- src/hardware/flash/boards/qspi-imx/f3s\_qspi\_write.c, [212](#)
- src/hardware/flash/boards/qspi-imx/imx\_fc\_qspi.c, [212](#)
- src/hardware/flash/boards/qspi-imx/imx\_fc\_qspi.h, [213](#)
- src/hardware/flash/boards/qspi-imx/qspi\_cmds.c, [215](#)
- src/hardware/flash/boards/qspi-imx/qspi\_cmds.h, [215](#)
- src/hardware/i2c/imx/bus\_speed.c, [216](#)
- src/hardware/i2c/imx/common.c, [217](#)
- src/hardware/i2c/imx/fini.c, [217](#)
- src/hardware/i2c/imx/info.c, [217](#)
- src/hardware/i2c/imx/init.c, [218](#)
- src/hardware/i2c/imx/lib.c, [219](#)
- src/hardware/i2c/imx/options.c, [219](#)
- src/hardware/i2c/imx/proto.h, [189](#)
- src/hardware/i2c/imx/recv.c, [220](#)

- src/hardware/i2c/imx/send.c, 220
- src/hardware/i2c/imx/slave\_addr.c, 220
- src/hardware/i2c/imx/version.c, 221
- src/hardware/i2c/imx/wait.c, 221
- src/hardware/support/wdtkick/main.c, 221
- src/lib/dma/sdma/api.c, 222
- src/lib/dma/sdma/cmd.c, 222
- src/lib/dma/sdma/imx/microcode.h, 223
- src/lib/dma/sdma/imx/script.c, 223
- src/lib/dma/sdma/init.c, 218
- src/lib/dma/sdma/irq.c, 223
- src/lib/dma/sdma/sdma.h, 224
- src/lib/dma/sdma/sync.c, 225
- src/utis/r/rtc/nto/arm/clk\_mx7src.c, 225
- src/utis/r/rtc/nto/clk\_net.c, 226
- src/utis/r/rtc/nto/support.c, 226
- src/utis/r/rtc/qnxrtc.c, 226
- src/utis/r/rtc/rtc.h, 227
- status
  - \_spare\_t, 163
  - imx\_stream, 170
- status2
  - \_spare\_t, 164
- strm
  - imx\_card, 165
- subchn
  - imx\_stream\_pcm, 173
- sync\_len
  - imx\_sai\_xfer\_config, 169
- sync\_pol
  - imx\_sai\_xfer\_config, 169
- sys\_clk
  - imx\_card, 165
- tto
  - Serial Asynchronous driver (devc-serial-imx), 130
- USB controller device mode mass storage mode DL↔
  - L (devu-usbmass-imx-ci.so), 145
  - imx\_extra\_process\_args\_callout, 146
  - imx\_otg\_fini, 146
  - imx\_otg\_init, 146
  - imx\_sync\_flush, 147
- USB controller host mode DLL (devu-ehci-mx28.so), 149
- use\_dac\_lrck
  - wm8960\_context, 182
- v\_data\_fs\_buf
  - \_chipio\_t, 153
- v\_data\_page\_buf
  - \_chipio\_t, 153
- vdd1\_8
  - \_imx\_ext, 159
- voices
  - imx\_sai\_xfer\_config, 169
- W
  - sdma\_bd\_cmd\_and\_status\_s, 176
- WM8960 codec driver, 49
  - codec\_mixer, 50
  - codec\_set\_rate, 51
  - WM8960\_ANALOG\_BIAS\_THRESH, 50
  - WM8960\_AVDD, 50
  - WM8960\_SLAVE\_ADDR, 50
  - wm8960\_context\_t, 50
  - WM8960\_ANALOG\_BIAS\_THRESH
    - WM8960 codec driver, 50
  - WM8960\_AVDD
    - WM8960 codec driver, 50
  - WM8960\_SLAVE\_ADDR
    - WM8960 codec driver, 50
  - Watchdog refresh utility (wdtkick), 35
    - main, 36
  - wm8960\_context, 180
    - adc\_mute, 180
    - adc\_volume, 180
    - dac\_mute, 181
    - dac\_volume, 181
    - hp\_mute, 181
    - hp\_volume, 181
    - i2c\_fd, 181
    - i2c\_num, 181
    - mclk, 181
    - regs, 182
    - sample\_rate, 182
    - sample\_size, 182
    - spk\_mute, 182
    - spk\_volume, 182
    - use\_dac\_lrck, 182
  - wm8960\_context\_t
    - WM8960 codec driver, 50
  - wp\_base
    - \_imx\_ext, 160
  - wp\_pbase
    - \_imx\_ext, 160
  - wp\_pin
    - \_imx\_ext, 160
  - write\_status
    - Commands, 91
  - xfer\_sync\_mode
    - imx\_sai\_data, 167