

KTFRDMPF1550EVMUG

FRDM-PF1550EVM evaluation board

Rev. 1.0 — 16 June 2017

User guide

1 FRDM-PF1550EVM



aaa-027028



2 Important notice

NXP provides the enclosed product(s) under the following conditions:

This evaluation kit is intended for use of ENGINEERING DEVELOPMENT OR EVALUATION PURPOSES ONLY. It is provided as a sample IC pre-soldered to a printed circuit board to make it easier to access inputs, outputs, and supply terminals. This evaluation board may be used with any development system or other source of I/O signals by simply connecting it to the host MCU or computer board via off-the-shelf cables. This evaluation board is not a Reference Design and is not intended to represent a final design recommendation for any particular application. Final device in an application will be heavily dependent on proper printed circuit board layout and heat sinking design as well as attention to supply filtering, transient suppression, and I/O signal quality.

The goods provided may not be complete in terms of required design, marketing, and or manufacturing related protective considerations, including product safety measures typically found in the end product incorporating the goods. Due to the open construction of the product, it is the user's responsibility to take any and all appropriate precautions with regard to electrostatic discharge. In order to minimize risks associated with the customers applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. For any safety concerns, contact NXP sales and technical support services.

Should this evaluation kit not meet the specifications indicated in the kit, it may be returned within 30 days from the date of delivery and will be replaced by a new kit.

NXP reserves the right to make changes without further notice to any products herein. NXP makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical", must be validated for each customer application by customer's technical experts.

NXP does not convey any license under its patent rights nor the rights of others. NXP products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the NXP product could create a situation where personal injury or death may occur.

Should the Buyer purchase or use NXP products for any such unintended or unauthorized application, the Buyer shall indemnify and hold NXP and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges NXP was negligent regarding the design or manufacture of the part.

NXP and the NXP logo are trademarks of NXP B.V. All other product or service names are the property of their respective owners. © NXP B.V. 2017.

3 Overview of the PF1550 PMIC development environment

NXP offers a combination of boards that support the evaluation and programming of the PF1550 PMIC.

The FRDM-PF1550EVM boards serve as an evaluation platform that allows designers to lab test and demo designs that incorporate the PF1550 PMIC. The evaluation board contains a preconfigured MC34PF1550 device and provides numerous jumpers and test points that allow designers to tailor the evaluation to their needs.

The kit comes with a FRDM-KL25Z already mounted and loaded with compatible microcode. The FRDM-KL25Z's primary function is to control communication between the evaluation board and a PC.

4 Getting started

4.1 Kit contents/packing list

The kit contents include:

- Assembled and tested FRDM-PF1550EVM evaluation board in an anti-static bag
- Warranty card

4.2 Jump start

NXP's analog product development boards provide an easy-to-use platform for evaluating NXP products. The boards support a range of analog, mixed-signal and power solutions. They incorporate monolithic ICs and system-in-package devices that use proven high-volume technology. NXP products offer longer battery life, a smaller form factor, reduced component counts, lower cost and improved performance in powering state of the art systems.

1. Go to <http://www.nxp.com/FRDM-PF1550EVM>
2. Review your Tool Summary Page.
3. Locate and click:



4. Download the documents, software and other information.

Once the files are downloaded, review the user guide in the bundle. The user guide includes setup instructions, BOM and schematics. Jump start bundles are available on each tool summary page with the most relevant and current information. The information includes everything needed for design.

4.3 Required equipment

To use this kit, you need:

- 5.0 V power supply or USB with enough current capability (3.0 A for maximum performance)
- KITPF1550GUI installed on a Windows PC
- Optional voltmeters to measure regulator outputs
- Optional oscilloscope
- Battery pack 3.6 V (Li-ion)

4.4 System requirements

The kit requires the following:

- USB enabled computer running Windows XP, Vista, 7, 8, or 10 (32-bit or 64-bit)

5 Getting to know the hardware

5.1 Board overview

The FRDM-PF1550EVM board is an easy-to-use circuit board, allowing the user to exercise all the functions of the PF1550 power management IC.

The FRDM-KL25Z is mounted to the EVB as an integral component and serves as an interface between the KITPF1550GUI and the PF1550 PMIC. The FRDM-KL25Z drives circuitry on the FRDM-PF1550EVM, as well as provides an analog-to-digital convertor (ADC) to allow real-time monitoring of the PF1550 regulator voltages, and display their values in the GUI.

5.2 Board features

The board features are as follows:

- PF1550 power management IC
- Integrated FRDM-KL25Z as a communication link between the EVB and a PC
- One 1.0 Amp ELOAD with configurable current
- NTC Thermistor for temperature measurements (necessary for JEITA compliance)

5.3 Device features

The evaluation board feature the following NXP product:

Table 1. Device features

Device	Description	Features
PF1550	Power management integrated circuit (PMIC) for i.MX series and i.MX 6 SL/SX	<ul style="list-style-type: none"> • Three adjustable high efficiency buck regulators with 1.0 A per regulator current capability • Three adjustable general purpose linear regulators • Battery charger (JEITA compliant battery temp. sensing) • Input voltage range on VUSB: 4.1 V to 6.0 V • LDO/switch supply • DDR memory reference voltage • One time programmable (OTP) memory for device configuration

5.3.1 Device description

The PF1550 device populated on board features the A4 OTP. See [Table 2](#).

Table 2. Startup configuration

Register	Pre-programmed OTP configuration – A4 configuration
OTP_LDO1_PWRUP_SEQ[2:0]	1
OTP_LDO2_VOLT[3:0]	3.3 V
OTP_LDO2_PWRUP_SEQ[2:0]	2
OTP_LDO3_VOLT[4:0]	1.8 V
OTP_LDO3_PWRUP_SEQ[2:0]	1
OTP_VREFDDR_PWRUP_SEQ[2:0]	3
OTP_SW1_DVS_ENB	DVS mode
OTP_SW2_DVS_ENB	DVS mode
OTP_LDO1_LS_EN	LDO mode
OTP_LDO3_LS_EN	LDO mode
OTP_SW1_RDIS_ENB	Enabled
OTP_SW2_RDIS_ENB	Enabled
OTP_SW3_RDIS_ENB	Enabled
OTP_SW1_DVSSPEED	12.5 mV step each 4.0 μs
OTP_SW2_DVSSPEED	12.5 mV step each 4.0 μs
OTP_SWx_EN_AND_STBY_EN	SW1,SW2,SW3 enabled in RUN and STANDBY
OTP_LDOx_EN_AND_STBY_EN	LDO1,LDO2,LDO3,VREFDDR enabled in RUN and STANDBY
OTP_PWRON_CFG	Level sensitive
OTP_SEQ_CLK_SPEED	2 ms Time slots
OTP_TGRESET[1:0]	4 secs Global Reset Timer
OTP_POR_DLY[2:0]	2 ms RESETMCU power up delay
OTP_UVDET[1:0]	Rising 3.0 V; Falling 2.9 V

Register	Pre-programmed OTP configuration – A4 configuration
OTP_I2C_DEGLITCH_EN	I2C Deglitch Filter disabled
OTP_CHGR_OPER[1:0]	Charger = ON, Linear = ON
OTP_CHGR_TPRECHG	Pre-charge timer = 30 minutes
OTP_CHGR_EOCTIME[2:0]	End-Of-Charge Debounce = 16 secs
OTP_CHGR_FCHGTIME[2:0]	Fast-Charge Timer Disabled
OTP_CHGR_EOC_MODE	Linear ON in the DONE state
OTP_CHGR_CHG_RESTART[1:0]	100 mV below CHG_CV
OTP_CHGR_CHG_CC[4:0]	CC = 500 mA
OTP_CHGR_MINVSYS[1:0]	VMINSYS = 4.3 V
OTP_CHGR_CHGCV[5:0]	CV = 4.2 V
OTP_CHGR_VBUS_LIN_ILIM[4:0]	VBUS ILIM = 1500 mA
OTP_CHGR_VBUS_DPM_REG[2:0]	4.5 V
OTP_CHGR_USBPHYLDO	USBPHY LDO enabled
OTP_CHGR_USBPHY	USBPHY = 3.3 V
OTP_CHGR_ACTDISPHY	USBPHY active discharge enabled

5.4 Board description

Figure 1 describes the main elements on the board.




Figure 1. Board description

Table 3. Board description

Number	Name	Description
1	1A ELOAD	Electronic load 1.0 A
2	ELOAD CSA	Current sense amplifier for the electronic load
3	PF1550	PF1550 PMIC
4	Analog MUX	Analog multiplexers
5	Battery terminals	Connect battery
6	Thermistor	NTC Thermistor (10 kΩ at 25 °C)
7	VBAT CSA	Current sense amplifier for battery current
8	VSYS CSA	Current sense amplifier for VSYS
9	VBUS CSA	Current sense amplifier for VBUS
10	VBUS INPUT	Power supply for the charger
11	ONKEY and PWRON buttons	Buttons connected to the ONKEY and PWRON signals

5.4.1 LED display

The board contains the following LED:




Figure 2. LED locations

Table 4. LED locations

LED ID	Description
LED1	LED RED, charge state indicator – behavior of the LED (duty cycle of blinking) is programmable

5.4.2 Jumper and switch definitions

Figure 3 shows the location of jumpers and switches on the evaluation board.




Figure 3. Jumper and switch locations

Table 5 describes the function and settings for each jumper and switch.

Table 5. Jumper and switch definitions

Jumper/Switch	Description	Setting	Connection/Result
S1	ONKEY	Open	Connects ONKEY pin to GND when pressed. Causes wake-up event if configured properly.
S2	PWRON	Open	Connects PWRON pin to GND when pressed. Resets the PMIC device.
J3	5V USB		Power supply for the board (J12 shall be opened)
J4	Pullup configuration	[1-2]	Pullup to VSNVS
		[2-3]	Pullup to VDDIO which is supplied by P3V3 coming from the Freedom board
J7	Battery connection Do not short together	Pin 1	Negative pole
		Pin 2	Positive pole
J11	Thermistor connection	Thermistor connected	Connect NTC thermistor (10 kOhm at 25 °C, example, NXRT15XH103FA1B040)
J12	5V power supply	Open	5V from the J3 (USB) is used
		[1-2]	5V is used from the Freedom board (current is limited)

Jumper/Switch	Description	Setting	Connection/Result
J92	Battery connection Do not short together	Pin 1	Negative pole
		Pin 2	Positive pole

5.4.3 Test point definitions

The following test points provide access to various signals to and from the board.




Figure 4. Test point locations

Table 6. Test point definitions

Test point name	Signal name	Description
TP1	VBUS_PORT	5.0 V power supply (from USB connector J3)
TP2	SW1OUT	Output of the Switcher 1
TP3	GND	Ground (next to SW1OUT)
TP4	SW3OUT	Output of the Switcher 3
TP5	SW2OUT	Output of the Switcher 2
TP6	GND	Ground (next to SW3OUT)
TP7	GND	Ground (next to SW2OUT)
TP8	VSNVS	VSNVS power supply
TP10	VCORE	VCORE power supply
TP11	CHGB	Charger LED input connection
TP12	VLDO1	Output of the VLDO1 regulator
TP14	VDIG	Output of the VDIG regulator
TP15	THM	Thermistor connection
TP16	VLDO2	Output of the VLDO2 regulator
TP18	INT_2P7	INT2P7 regulator output (used within PF1550 and as thermistor bias)

Test point name	Signal name	Description
TP19	VSNVS	Output of the VSNVS regulator
TP20	SW1IN	Input of the Switcher 1
TP21	VLDO3	Output of the VLDO3 regulator
TP22	SW1OUT	Output of the Switcher 1
TP23	VBATT	Battery voltage (after current shunt)
TP24	VLDO1	Output of the VLDO1 regulator
TP25	SW3IN	Input of the Switcher 3
TP26	VREFDDR	Output of the VREFDDR regulator
TP27	SW2OUT	Output of the Switcher 2
TP28	VBUSIN	Charger input (5V from USB)
TP29	VLDO2	Output of the VLDO2 regulator
TP30	SW2IN	Input of the Switcher 2
TP31	SW3OUT	Output of the Switcher 3
TP32	VSYS	Main input voltage to PMIC regulators and output from charger (before current shunt)
TP33	VLDO3	Output of the VLDO3 regulator
TP34	VLDO1IN	Input of the VLDO1 regulator
TP35	STANDBY	STANDBY input
TP36	VREFDDR	Output of the VREFDDR regulator
TP37	VLDO2IN	Input of the VLDO2 regulator
TP38	PWRON	PWRON input
TP39	USBPHY	Output of the USBPHY regulator
TP40	VLDO3IN	Input of the VLDO3 regulator
TP41	WDI	Watchdog input from MCU
TP42	LICELL	Coin cell input
TP43	VBATT_	Battery voltage (before current shunt)
TP44	GND	Ground
TP45	ONKEY	ONKEY push button input
TP46	SDA1	Data signal of the I2C bus
TP47	VINREFDDR	Input of the VREFDDR regulator
TP49	INTB	Interrupt to the MCU
TP50	SCL1	Clock signal of the I2C bus
TP51	GND	Ground
TP52	VSYS_	Main input voltage to PMIC and output from charger (after current shunt)
TP53	RESETBMCU	MCU Reset signal
TP54	VDDIO	I/O supply voltage of the PMIC
TP55	VBUS_CSA_ALERT	Alert signal from the VBUS's current shunt
TP56	VSYS_CSA_ALERT	Alert signal from the VSYS's current shunt
TP57	ELOAD_CSA_ALERT	Alert signal from the ELOAD's current shunt
TP58	VBAT_CSA_ALERT	Alert signal from the VBAT's current shunt

Test point name	Signal name	Description
TP59	ELOAD	Electronic load input (connect the tested power supply)
TP60	nLDAC	DAC configuration signal
TP61	ELOAD_DAC	DAC output (voltage used to drive electronic load)
TP62	RDY/BSY	DAC control signal
TP63	GND	Ground (next to the electronic load)
TP64	P5V_USB	5V coming from the Freedom board
TP65	P3V3	3V3 coming from the Freedom board
TP66	USBPHY	Output of the USBPHY regulator

6 FRDM-KL25Z Freedom Development Platform

The NXP Freedom development platform is a set of software and hardware tools for evaluation and development. It is ideal for rapid prototyping of microcontroller-based applications. The NXP Freedom KL25Z hardware, FRDM-KL25Z, is a simple, yet sophisticated design featuring a Kinetis L Series microcontroller, the industry's first microcontroller built on the ARM® Cortex®-M0+ core.

6.1 Connecting the FRDM-KL25Z to the board

The FRDM-KL25Z evaluation board was chosen specifically to work with the FRDM-PF1550EVM kit because of its low cost and features. The FRDM-KL25Z board makes use of the USB, built in LEDs and I/O ports available with NXP's Kinetis KL2x family of microcontrollers.

The FRDM-PF1550EVM connects to the FRDM-KL25Z using the four dual row Arduino™ R3 connectors on the bottom of the board.




Figure 5. Connecting FRDM-KL25Z to FRDM-PF1550EVM

Table 7. FRDM-PF1550EVM to FRDM-KL25Z connections

FRDM-PF1550EVM		FRDM-KL25Z		Pin hardware name		Description
Header	Pin	Header	Pin	FRDM-PF1550EVM	FRDM-KL25Z	
J1	1	J1	1	N/C	PTC7	No connection
J1	2	J1	2	INTB	PTA1	Interrupt to the MCU
J1	3	J1	3	N/C	PTC0	No connection
J1	4	J1	4	WDI	PTA2	Watchdog input from MCU
J1	5	J1	5	N/C	PTC3	No connection
J1	6	J1	6	nLDAC	PTD4	DAC configuration signal
J1	7	J1	7	N/C	PTC4	No connection
J1	8	J1	8	RDY/BSY	PTA12	DAC control signal
J1	9	J1	9	N/C	PTC5	No connection

FRDM-PF1550EVM		FRDM-KL25Z		Pin hardware name		Description
Header	Pin	Header	Pin	FRDM-PF1550EVM	FRDM-KL25Z	
J1	10	J1	10	MUX_RESETB	PTA4	Multiplexer reset
J1	11	J1	11	N/C	PTC6	No connection
J1	12	J1	12	VDDIO	PTA5	VDDIO Power Supply
J1	13	J1	13	N/C	PTC10	No connection
J1	14	J1	14	SCL2	PTC8	Clock signal of the I ² C bus (for additional ICs)
J1	15	J1	15	N/C	PTC11	No connection
J1	16	J1	16	SDA2	PTC9	Data signal of the I ² C bus (for additional ICs)
J2	1	J2	1	N/C	PTC12	No connection
J2	2	J2	2	PWRON	PTA13	PWRON input
J2	3	J2	3	N/C	PTC13	No connection
J2	4	J2	4	STANDBY	PTD5	STANDBY input
J2	5	J2	5	N/C	PTC16	No connection
J2	6	J2	6	RESETMCU	PTD0	MCU Reset signal
J2	7	J2	7	N/C	PTC17	No connection
J2	8	J2	8	VSYS_CSA_ALERT	PTD2	Alert signal from the VSYS's current shunt
J2	9	J2	9	ELOAD_CSA_ALERT	PTA16	Alert signal from the ELOAD's current shunt
J2	10	J2	10	VBAT_CSA_ALERT	PTD3	Alert signal from the VBAT's current shunt
J2	11	J2	11	N/C	PTA17	No connection
J2	12	J2	12	VBUS_CSA_ALERT	PTD1	Alert signal from the VBUS's current shunt
J2	13	J2	13	N/C	PTE31	No connection
J2	14	J2	14	GND	GND	Ground
J2	15	J2	15	N/C	N/C	No connection
J2	16	J2	16	N/C	VREFH	No connection
J2	17	J2	17	N/C	PTD6	No connection
J2	18	J2	18	SDA1	PTE0	Data signal of the I ² C bus (PF1550)
J2	19	J2	19	N/C	PTD7	Open
J2	20	J2	20	SCL1	PTE1	Clock signal of the I ² C bus (PF1550)
J10	1	J10	1	N/C	PTE20	No connection
J10	2	J10	2	N/C	PTB0	No connection
J10	3	J10	3	N/C	PTE21	No connection
J10	4	J10	4	N/C	PTB1	No connection
J10	5	J10	5	N/C	PTE22	No connection
J10	6	J10	6	2V5_ADC	PTB2	Voltage reference for ADC
J10	7	J10	7	N/C	PTE23	No connection
J10	8	J10	8	ADC_1	PTB3	Analog signal to ADC1

FRDM-PF1550EVM		FRDM-KL25Z		Pin hardware name		Description
Header	Pin	Header	Pin	FRDM-PF1550EVM	FRDM-KL25Z	
J10	9	J10	9	N/C	PTE29	No connection
J10	10	J10	10	ADC_0	PTC2	Analog signal to ADC0
J10	11	J10	11	N/C	PTE30	No connection
J10	12	J10	12	N/C	PTC1	No connection
J9	1	J9	1	N/C	PTB8	No connection
J9	2	J9	2	P3V3	SDA_PTD5	3V3 coming from the Freedom board
J9	3	J9	3	N/C	PTB9	No connection
J9	4	J9	4	P3V3	3V3	3V3 coming from the Freedom board
J9	5	J9	5	N/C	PTB10	No connection
J9	6	J9	6	P3V3	RESET/PTA20	3V3 coming from the Freedom board
J9	7	J9	7	N/C	PTB11	No connection
J9	8	J9	8	P3V3	3V3	3V3 coming from the Freedom board
J9	9	J9	9	N/C	PTE2	No connection
J9	10	J9	10	P5V_USB	5V	5V coming from the Freedom board
J9	11	J9	11	N/C	PTE3	No connection
J9	12	J9	12	GND	GND	Ground
J9	13	J9	13	N/C	PTE4	No connection
J9	14	J9	14	GND	GND	Ground
J9	15	J9	15	N/C	PTE5	No connection
J9	16	J9	16	NC	P5-9V_VIN	No connection

7 Installing the software and setting up the hardware

7.1 Setup PF1550GUI on your computer

1. Download PF1550GUI.zip from <http://www.nxp.com/FRDM-PF1550EVM>. Choose the 32 or 64 bit version with respect to the system installed on your PC.
2. Extract all the files to any desired folder on your PC.
3. Plug the evaluation board.
4. Launch the GUI (no installation is necessary, GUI can be directly launched by clicking on the file "PF1550_GUI.jar").

7.2 Configuring the hardware and using the GUI for control and monitoring





Figure 6. Hardware configuration

1. Apply input voltage to the board.
 - First solution is to use power directly from the FRDM-KL25Z by connecting J12 jumper. Advantage of this configuration is that you need only one USB port, but this solution may have limited performance (because of the current capability of the USB port).
 - Second possibility is to use power from charger USB input (J3). In this case, keep J12 open. This solution is recommended for higher currents.

2. Plug the mini-USB side of USB cable into the KL25Z USB port on the FRDM-KL25Z board and the other end to an available USB port on the PC.
3. Windows automatically installs the necessary drivers. Wait for this to complete.
4. Launch the PF1550 GUI.
5. In the PF1550 GUI window, click **Scan For Devices** button in the top-left corner. A confirmation message that a valid device is available is logged.



aaa-027035

6. Enable the communication by clicking the **Target Enabled:** checkbox. The window turns from grey to color.
7. The GUI installation and hardware setup is now complete.

7.3 Using onboard ELOAD

Onboard electronic load (ELOAD) provides adjustable load current from 0 to 1000 mA in 50 mA steps. The ELOAD is useful for testing supply performance or evaluating a particular PMIC supply rail at a specified load current.

To use the ELOAD, connect a suitable jumper wire (short length with proper gauge) between ELOAD (TP59) and the desired supply VOUT test point. Continuous operation under full load current heats up the EVB. Set the ELOAD back to 0 mA when finished.

Below is an example of a script that demonstrates the use of the ELOAD to test the LDO1 current limit of 150 mA.

```
//-----
// LDO1 CURRENT LIMIT (150mA) TEST USING ELOAD A
// (Jumper ELOAD A to LDO1)
//-----
LDO1:VOUT:2.000 // SET LDO1 VOUT = 2.000V
LDO1:ENABLE:ON // ENABLE LDO1
DELAY:100 // ALLOW 100ms FOR VOUT TO RAMP UP
LOG:LDO1:VSENSE // MEASURE LDO1 VOUT
ELOAD_A_ISET:50 // APPLY 50mA LOAD CURRENT
DELAY:100 // ALLOW 100ms TO STABILIZE
LOG:LDO1:VSENSE // MEASURE LDO1 VOUT
ELOAD_A_ISET:100 // APPLY 100mA LOAD CURRENT
DELAY:100 // ALLOW 100ms TO STABILIZE
LOG:LDO1:VSENSE // MEASURE LDO1 VOUT
ELOAD_A_ISET:150 // APPLY 150mA LOAD CURRENT
DELAY:100 // ALLOW 100ms TO STABILIZE
LOG:LDO1:VSENSE // MEASURE LDO1 VOUT
ELOAD_A_ISET:200 // APPLY 200mA LOAD CURRENT
DELAY:100 // ALLOW 100ms TO STABILIZE
LOG:LDO1:VSENSE // MEASURE LDO1 VOUT (SHOULD BE less than 200mV)
ELOAD_A_ISET:250 // APPLY 250mA LOAD CURRENT
DELAY:100 // ALLOW 100ms TO STABILIZE
LOG:LDO1:VSENSE // MEASURE LDO1 VOUT (SHOULD BE less than 200mV)
ELOAD_A_ISET:300 // APPLY 300mA LOAD CURRENT
DELAY:100 // ALLOW 100ms TO STABILIZE
LOG:LDO1:VSENSE // MEASURE LDO1 VOUT (SHOULD BE less than 200mV)
//-----
ELOAD_A_ISET:0 // REMOVE THE LOAD CURRENT (0mA)
DELAY:100 // ALLOW 100ms FOR SUPPLY TO RECOVER
LOG:LDO1:VSENSE // MEASURE LDO1 VOUT (SHOULD BE ~2.000V)
LDO1:ENABLE:OFF // DISABLE SUPPLY
```

7.4 Understanding and using the GUI

7.4.1 GUI structure for PF1550

Figure 7 shows the different components of the GUI.





Figure 7. GUI components

7.4.2 GUI panels

When the GUI is launched, it looks for a PF1550 target board connected via the USB cable. If connected, the USB Connection panel displays the Vendor ID: 0x15A2, and Part ID: 0x00D0.

The Main Log window displays messages, example, when the board is connected (PF1550 attached) and when the board was removed (PF1550 removed).




aaa-027038

Figure 8. GUI startup

Pressing the **Scan For Devices** button attempts to read from each of the eight permissible I2C device addresses, and displays the results in the Main Log window. If multiple PMIC devices are detected, the GUI can be configured to communicate with a particular device by selecting the corresponding device address in the I2C address list.

Note: The GUI can communicate with only one PMIC device at a time.



aaa-027039

Figure 9. GUI connected to the target board

7.4.3 Switching Supplies panel

The Switching Supplies panel allows users to adjust the functional parameters of each supply.




Figure 10. Switching Supplies panel

To change supply parameters, click and adjust the desired control. An **UPDATE** button appears whenever a change is made, and pressing the **UPDATE** button writes the change to the PMIC.

Note: Multiple changes can be made at a time, and all changes are written when the **UPDATE** button is pressed.

7.4.4 Linear Supplies panel

The Linear Supplies panel allows users to adjust the functional parameters of each linear regulator. To change supply parameters, click and adjust the desired control.




Figure 11. Linear Supplies panel

An **UPDATE** button appears whenever a change is made, and pressing the **UPDATE** button writes the change to the PMIC.

Note: Multiple changes can be made at a time, and all changes are written when the **UPDATE** button is pressed.

7.4.5 Charger panel

The charger panel contains all the functions dedicated to the battery charging and monitoring.




Figure 12. Charger panel

7.4.6 OTP Configuration panel

The OTP Configuration panel allows access and editing of the PF1550 startup parameters.




Figure 13. OTP Configuration panel


Initially, the panel display is greyed out. To populate the panel, press **Edit Configuration**, and select a data source to read from.

The **Load CFG File** button opens the Configuration File Open dialog, and populates the panel with the parameters contained in this file.

The **Update From Target** button loads the OTP configuration data from the target evaluation board.

7.4.7 Miscellaneous panel

The Miscellaneous panel contains general purpose commands and power down sequencing configuration.




aaa-027044

Figure 14. Miscellaneous panel

7.4.8 Interrupts panel

The Interrupts panel displays the state of all PF1550 interrupts.



aaa-027045

Figure 15. Interrupts panel

The **Interrupts** tab displays status, mask, and sense registers for INT0, INT1, INT3, and INT4. Selecting the Poll Interrupts checkbox enables update of this information with period of 500 ms. To activate interrupt, the appropriate mask has to be set. When an interrupt occurs, the appropriate checkbox is selected. Interrupt can be then cleared by unchecking this checkbox.

The state of the PF1550 INTB pin is displayed, and updated asynchronously. Interrupts that are unmasked, causes the INTB pin to go LOW while the interrupt condition exists.

The PF1550 target hardware detects when the INTB pin goes LOW, and sends a message to the GUI to indicate that an interrupt has occurred. The INTB label on the panel flashes until the interrupt condition is cleared.

7.4.9 Script Editor panel

The Script Editor panel allows the user to write and execute scripts that exercise various functions on the PF1550 PMIC, including setting voltages on the regulators, reading and writing I²C addresses, and clearing interrupts. Script commands can be written directly in an editor window. Alternatively, the user can build the scripts by selecting commands from drop-down menus and entering the appropriate values.

The scripts are executed within the **Files:** section of the panel and the results are displayed in the **Script Log** section.

Completed scripts can be saved as text files for later use. Commands can be generated easily.

Figure 16 shows the main elements in the **Script Editor** panel.




Figure 16. Script Editor panel

7.4.10 Charge Plot panel




Figure 17. Charge Plot panel

7.4.11 Discharge Plot panel





Figure 18. Discharge Plot panel

7.4.12 Functional Registers panel

In the Functional Registers panel, clicking on a checkbox immediately sets or clears the corresponding register bit. Key bit-fields in each register are decoded to assist in displaying the actual state of each parameter.

Registers are grouped within each tab by function.



aaa-027049

Figure 19. Functional Registers panel

7.4.13 OTP Registers panel

The OTP Registers panel provides bit-level access to each register.




Figure 20. OTP Registers panel

Bits can only be changed after the **Edit Configuration** has been pressed.

Clicking on a checkbox immediately sets or clears the corresponding register bit. Key bit-fields in each register are decoded to assist in displaying the actual state of each parameter.

Registers are grouped within each tab by function.

While in Edit Configuration (TBB mode), the OTP data import, export, and compare buttons are visible. The buttons function the same as those on the OTP Configuration panel.

8 Schematics, board layout and bill of materials

Board schematics, board layout and bill of materials are available in the download tab of the tool summary page: <http://www.nxp.com/FRDM-PF1550EVM>.

9 References

The following URLs reference related NXP products and application solutions:

NXP.com support pages	Description	URL
FRDM-PF1550EVM	Tool summary page	http://www.nxp.com/FRDM-PF1550EVM
	Schematic, BOM, board layout	http://www.nxp.com/FRDM-PF1550EVM (Download section)
KITPF1550FRDPGM	Tool summary page	http://www.nxp.com/KITPF1550FRDPGM
PF1550	Product summary page	http://www.nxp.com/PF1550
FRDM-KL25Z	Freedom Development Platform	http://www.nxp.com/FRDM-KL25Z

10 Contact information

Visit <http://www.nxp.com/support> for a list of phone numbers within your region.

Visit <http://www.nxp.com/warranty> to submit a request for tool warranty.

11 Revision history

Revision history

Rev	Date	Description
v.1.0	20170616	Initial version

12 Legal information

12.1 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

12.2 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any

liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Suitability for use in automotive applications — This NXP Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Evaluation products — This product is provided on an "as is" and "with all faults" basis for evaluation purposes only. NXP Semiconductors, its affiliates and their suppliers expressly disclaim all warranties, whether express, implied or statutory, including but not limited to the implied warranties of non-infringement, merchantability and fitness for a particular purpose. The entire risk as to the quality, or arising out of the use or performance, of this product remains with customer. In no event shall NXP Semiconductors, its affiliates or their suppliers be liable to customer for any special, indirect, consequential, punitive or incidental damages (including without limitation damages for loss of business, business interruption, loss of use, loss of data or information, and the like) arising out of the use of or inability to use the product, whether or not based on tort (including negligence), strict liability, breach of contract, breach of warranty or any other theory, even if advised of the possibility of such damages. Notwithstanding any damages that customer might incur for any reason whatsoever (including without limitation, all damages referenced above and all direct or general damages), the entire liability of NXP Semiconductors, its affiliates and their suppliers and customer's exclusive remedy for all of the foregoing shall be limited to actual damages incurred by customer based on reasonable reliance up to the greater of the amount actually paid by customer for the product or five dollars (US\$5.00). The foregoing limitations, exclusions and disclaimers shall apply to the maximum extent permitted by applicable law, even if any remedy fails of its essential purpose.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

12.3 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

NXP — is a trademark of NXP B.V.

Tables

Tab. 1.	Device features	5	Tab. 5.	Jumper and switch definitions	9
Tab. 2.	Startup configuration	5	Tab. 6.	Test point definitions	10
Tab. 3.	Board description	7	Tab. 7.	FRDM-PF1550EVM to FRDM-KL25Z	
Tab. 4.	LED locations	8	connections		13

Figures

Fig. 1.	Board description	7	Fig. 11.	Linear Supplies panel	22
Fig. 2.	LED locations	8	Fig. 12.	Charger panel	23
Fig. 3.	Jumper and switch locations	9	Fig. 13.	OTP Configuration panel	24
Fig. 4.	Test point locations	10	Fig. 14.	Miscellaneous panel	25
Fig. 5.	Connecting FRDM-KL25Z to FRDM- PF1550EVM	13	Fig. 15.	Interrupts panel	25
Fig. 6.	Hardware configuration	16	Fig. 16.	Script Editor panel	27
Fig. 7.	GUI components	19	Fig. 17.	Charge Plot panel	28
Fig. 8.	GUI startup	20	Fig. 18.	Discharge Plot panel	28
Fig. 9.	GUI connected to the target board	20	Fig. 19.	Functional Registers panel	29
Fig. 10.	Switching Supplies panel	21	Fig. 20.	OTP Registers panel	30

Contents

1 FRDM-PF1550EVM 1

2 Important notice2

3 Overview of the PF1550 PMIC development environment3

4 Getting started 3

4.1 Kit contents/packing list3

4.2 Jump start3

4.3 Required equipment 4

4.4 System requirements4

5 Getting to know the hardware 4

5.1 Board overview4

5.2 Board features 4

5.3 Device features5

5.3.1 Device description 5

5.4 Board description7

5.4.1 LED display 8

5.4.2 Jumper and switch definitions 9

5.4.3 Test point definitions10

6 FRDM-KL25Z Freedom Development Platform13

6.1 Connecting the FRDM-KL25Z to the board13

7 Installing the software and setting up the hardware 16

7.1 Setup PF1550GUI on your computer 16

7.2 Configuring the hardware and using the GUI for control and monitoring16

7.3 Using onboard ELOAD18

7.4 Understanding and using the GUI 19

7.4.1 GUI structure for PF1550 19

7.4.2 GUI panels19

7.4.3 Switching Supplies panel20

7.4.4 Linear Supplies panel21

7.4.5 Charger panel22

7.4.6 OTP Configuration panel 23

7.4.7 Miscellaneous panel 24

7.4.8 Interrupts panel25

7.4.9 Script Editor panel27

7.4.10 Charge Plot panel28

7.4.11 Discharge Plot panel 28

7.4.12 Functional Registers panel 29

7.4.13 OTP Registers panel 29

8 Schematics, board layout and bill of materials31

9 References 31

10 Contact information31

11 Revision history 31

12 Legal information 32

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2017.

All rights reserved.

For more information, please visit: <http://www.nxp.com>
 For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 16 June 2017