

Document Number: ANxxxx Rev. 0.1, 9/2017

# **Schematic Guidelines for the PF1550**

## 1 Introduction

This application note provides guidelines for schematic entry using the PF1550. For an example Bill of Materials, refer to the PF1550 datasheet.

NXP analog ICs are manufactured using the SMARTMOS process, a combinational BiCMOS manufacturing flow that integrates precision analog, power functions and dense CMOS logic together on a single cost-effective die.

### 2 Pin Connection Guidelines

This section provides recommended pin connections in **Table 1**. These guidelines help ensure that the PF1550 functions properly.

### Contents

1 Introduction	1
2 Pin Connection Guidelines	1
3 References	5
4 Revision History	6



### Table 1. PF1550 Pin Connection Guidelines

Pin	Pin Name	Pin Function	Recommended Connection	Recommended connection when not used
1	WDI	Watchdog input from processor	Connect to WDI signal from processor. Pull up via 8 k $\Omega$ - 100 k $\Omega$ to VDDIO	Connect via 100 k $\Omega$ to VSYS
2	SDA	I <sup>2</sup> C data line	Pull-up to VDDIO	Leave floating
3	SCL	I <sup>2</sup> C clock line	Pull-up to VDDIO	Leave floating
4	VDDIO	Supply for I <sup>2</sup> C bus	Connect to 1.7 to 3.6 V supply. Bypass with 0.1 $\mu$ F to ground	Leave floating
5	VDDOTP	Supply to program OTP fuses	Connect to ground for the fuse loading	N/A
6	PWRON	Power On/Off from processor	Connect to PMIC_ON_REQ from processor. Pull up via 8 k $\Omega$ - 100 k $\Omega$ to VSNVS if required	N/A
7	STANDBY	Standby input signal from processor	Connect to PMIC_STBY_REQ signal from processor	Connect to ground
8	ONKEY	ONKEY push button input	Connect to push button. Pull up via 8 k $\Omega$ - 100 k $\Omega$ to VBATT	Connect via 100 k $\Omega$ to VSYS
9	INTB	Open drain interrupt signal to processor	Pull-up via 68 k $\Omega$ - 100 k $\Omega$ to VSNVS or other rail at voltage less than or equal to VDDIO	Leave floating
10	RESETBMCU	Open drain reset output to processor	Pull-up via 68 k $\Omega$ - 100 k $\Omega$ to VSNVS or other rail at voltage less than or equal to VDDIO	Leave floating
11	VLDO3IN	LDO3 regulator input	Bypass with 1.0 $\mu\text{F}$ capacitor to ground	Connect to regulator with output voltage <4.5 V
12	VLDO3	LDO3 regulator output	Bypass with 4.7 $\mu$ F to ground	Leave floating
13	SW3LX	SW3 switching node	Connect to SW3 inductor	Leave floating
14	SW3IN	Input to SW3 regulator	Connect to VSYS and bypass with 0.1 $\mu\text{F}$ + 4.7 $\mu\text{F}$ to ground	Connect to VSYS
15	SW3FB	Output voltage feedback for SW3	Connect to SW3 output voltage rail near load	Leave floating
16	SW2FB	Output voltage feedback for SW2	Connect to SW2 output voltage rail near load	Leave floating
17	SW2IN	Input to SW2 regulator	Connect to VSYS and bypass with 0.1 $\mu\text{F}$ + 4.7 $\mu\text{F}$ to ground	Connect to VSYS
18	SW2LX	SW2 switching node	Connect to SW2 inductor	Leave floating
19	VLDO2	LDO2 regulator output	Bypass with 10 $\mu$ F to ground	Leave floating
20	VLDO2IN	LDO2 regulator input	Bypass with 1.0 $\mu F$ capacitor to ground	Connect to regulator with output voltage <4.5 V
21	VREFDDR	VREFDDR regulator output	Bypass with 1.0 $\mu$ F to ground	Leave floating
22	VINREFDDR	VREFDDR regulator input	Ensure there is at least 1.0 $\mu$ F net capacitance from VINREFDDR to ground	Leave floating



#### Table 1. PF1550 Pin Connection Guidelines (continued)

Pin	Pin Name	Pin Function	Recommended Connection	Recommended connection when not used
23	VDIG	Digital Core supply	Bypass with 1.0 μF to ground	N/A
24	VCORE	Analog Core supply	Bypass with 1.0 $\mu$ F to ground	N/A
25	SW1LX	SW1 switching node	Connect to SW1 inductor	Leave floating
26	SW1IN	Input to SW1 regulator	Connect to VSYS and bypass with 0.1 $\mu\text{F}$ + 4.7 $\mu\text{F}$ to ground	Connect to VSYS
27	SW1FB	Output voltage feedback for SW1	Connect to SW1 output voltage rail near load	Leave floating
28	VLDO1IN	LDO1 regulators' input	Bypass with 1.0 $\mu F$ capacitor to ground	Connect to regulator with output voltage <4.5 V
29	VLDO1	LDO1 regulator output	Bypass with 4.7 $\mu$ F to ground	Leave floating
30	VSNVS	VSNVS regulator/switch output	Bypass with 0.47 $\mu\text{F}$ to ground	Bypass with 0.47 $\mu$ F to ground
31	LICELL	Coin cell supply input/output	Bypass with 0.1 $\mu\text{F}$ capacitor. Connect to optional coin cell.	Bypass with 0.1 $\mu$ F to ground
32	ТНМ	Battery thermal sense connection	Connect to battery NTC thermistor	Connect to ground
33	VBATT	Battery input	Connect to positive pole of single-cell Lithium Ion/Lithium Polymer battery	Leave floating
34	VBATT			
35	VSYS	Main input voltage to PMIC	Bypass with two 22 $\mu F/10$ V capacitors or one	N/A
36	VSYS	and output of charger	47 $\mu$ F/10 V capacitor to ground	
37	VBUSIN	Charger input	Connect to a valid 5.0V charger input, bypass with a 2.2 $\mu\text{F}/25$ V capacitor to ground	Leave floating
38	INT2P7	INT2P7 regulator output as power to the NTC resistor string	Bypass with 1.0 $\mu F$ capacitor to ground	Leave floating
39	USBPHY	USBPHY regulator output	Bypass with 1.0 $\mu$ F capacitor to ground	Leave floating
40	CHGB	Charger LED input Connect LED from VSYS to this pin Connect to ground connection		Connect to ground
-	EP	Expose pad. Functions as ground return for buck and boost regulators	Ground. Connect this pad to the inner and external ground planes through multiple vias to allow effective thermal dissipation.	N/A



## 3 References

Document Number and Description		URL
PF1550	Data Sheet	
NXP.com S	upport Pages	URL
PF1550 Proc	duct Summary Page	
Power Management Home Page		
Analog Home	e Page	



# 4 Revision History

Revision	Date	Description of Changes	
0.1	9/2017	<ul> <li>Initial release</li> </ul>	