


Table of Contents	
2	Block Diagram
3	Ethernet PHY
4	Card ID and Regulator
5	Board-to-Board Connector
6	Notes and Rev History

# Atheros Ethernet PHY Daughter Card

*Revision D*

Consumer devices were utilized in this design when lead time for equivalent automotive-grade devices conflicted with production schedules. Freescale suggests consulting component suppliers for equivalent automotive-grade device information.

		<b>Microcontroller Product Group</b> 6501 William Cannon Drive West Austin, TX 78735-8598	
<small>This document contains information proprietary to Freescale and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale.</small>			
		ICAP Classification:	FOP: PUB: X
Designer: David B	Drawing Title: <b>Atheros Ethernet PHY</b>		
Drawn by: David B.	Page Title: <b>Cover</b>		
Approved: Apps and Test Team	Size C	Document Number SCH-27953	PDF: SPF-27953
Date: Monday, April 21, 2014	Sheet 1	of 6	Rev D

# System Block Diagram

Board set for customers shown below.

**Atheros**  
Ethernet PHY Card - RGMII  
  
Schematic SCH-27953  
Part No. IMXAI2ETH-ATH

**Broadcom**  
Ethernet PHY Card - RGMII  
  
Schematic SCH-27954  
Part No. IMXAI2ETH-BRC

**Broadcom**  
Ethernet Switch Card - RGMII  
  
Schematic SCH-27955  
Part No. IMXAI2SWCH-BRC

Components with "Hard\_Location" displayed are similar in function for the 3 daughter cards shown above. These components have the same reference designators on the 3 daughter cards shown above.

**MX6 Quad CPU2 Card**  
  
Schematic SCH-27925  
Part No. MCIMX6QAICPU2


**MX6 DualLite CPU2 Card**  
  
Schematic SCH-27xxx  
Part No. MCIMX6DLAICPU2

Each CPU2 Card is shipped as a kit which includes the Atheros PHY Daughter Card.


**Automotive Base Board**  
  
Schematic SCH-26662  
Part No. MCIMXABASEV1

Drivers are included in the receive path due to long signal paths and board-to-board connector. Adapters should place the PHY and processor on the same board, and estimate the drivers. Refer to Atheros documentation for additional guidance.

# Ethernet PHY



Default = 1.5 V  
PHY software-configurable option = 1.8 V  
Requires 1.8 V regulator configuration on sheet 4.



3.3 V  
Signal Swing  
feed to CPU Card.  
No longer used;  
REFCLK sourced  
from processor.


Ra, Rb, and Ca level shift  
the 125 MHz reference clock  
to accommodate the 2.7 to  
3.3 V supply difference.  
(Unique to Atheros PHY)  
Software should turn off  
MX5 on-chip pull-up  
and keeper for optimum  
operation without driver chip.

Power-on reset and software  
power provided by CPU Card.

MDIO pull-up  
on CPU2 Card.

## Power-on Strapping Pins

Addr = 1  
**MODE2[3:0]**  
(Default assemble: 0000)  
1100 BaseT, RMII1;  
1101 BaseT, RMII2;  
1110 100X, RGMII, 75OHMS;  
1111 100X, TRANS, 75OHMS;  
0000 BaseT, RGMII;  
0001 BaseT, SGMII;  
0010 1000X, RGMII, 50OHMS;  
0011 1000X, RGMII, 75OHMS;  
0100 1000X, TRANS, 50OHMS;  
0101 1000X, TRANS, 75OHMS;  
0110 100X, RGMII, 50OHMS;  
0111 100X, TRANS, 50OHMS;  
Others Reserved



EMI Filter Reserved  
470pF for LED


2.37k used  
for BOM  
consolidation

This design utilizes a consumer device.  
For the compatible automotive-grade  
PHY, consult Atheros.


**freescale**

ICAP Classification: FCP: FIUC: PUB: X  
Drawing Title: **Atheros Ethernet PHY**  
Page Title: **Ethernet**  
Size C Document Number SCH-27953 PDF: SPF-27953 Rev D  
Date: Monday, April 21, 2014 Sheet 3 of 6

# Card Identification and Control



## Regulator --- 1.5, 1.8 V, Variable



$$V_{out} = 0.8 \left( 1 + \frac{R_{up}}{R_{down}} \right)$$

where  $R_{up} = 5.1k$ ,  $R_{down} = R_b, R_c,$  and/or  $R_d/R_e$


RGMI I/O	Mode	Ra	Q1	Rd	Note
1.5 V	Digital Control	Install	Turned off	Remove	Hardware default
1.8 V	Digital Control	Install	Turned on	Remove	Also configure PHY for 1.8 V
1.4-2.7 V	Analog Variable	Remove	Turned off	Install	Freescale characterization use only Install R <sub>x</sub> at top of sheet 3

**freescale**

ICAP Classification: FCP: FIUC: PUB: X  
Drawing Title: **Atheros Ethernet PHY**  
Page Title: **Card Identification and Regulator**

Size C	Document Number SCH-27953 PDF: SPF-27953	Rev D
Date: Monday, April 21, 2014	Sheet 4 of 6	


# Board to Board Interface



Connector pin assignment per Agile document DOC-01898.

Mating connector part number: QSH-030-01-L-D-A-K-TR

Mating height to CPU Card = 19 mm (clearance required by CPU Card). See Notes sheet for detail.




ICAP Classification: FCP		FIUC: PUB: X	
Drawing Title: <b>Atheros Ethernet PHY</b>			
Page Title: <b>Board-to-Board Connector</b>			
Size C	Document Number SCH-27953	PDF: SPF-27953	Rev D
Date: Monday, April 21, 2014	Sheet 5	of 6	

A	Initial release.	7/29/13
B	Sheet 3 - Deleted 3 unused resistors from Power-on Strapping area to make room for new ICs. Deleted series passives on all RX lines. Added drivers on ENET_REF_CLK and all RX lines. Added TP3 (on top) since P_ENET_VDDIO caps are on bottom. Updated J1 center-tap caps to DNP to align with CPU1. Changed 2V5_RGMII net to 2V7_RGMII to match updated Atheros data sheet. Changed D1 resistor from 510 ohms to two 2.37k for BOM consolidation. Changed series ENET_REF_CLK resistor to 20 ohms for drive control. Sheet 4 - Changed J2 from 1x5 to 1x4 to match other ENET daughter cards. Sheet 5 - Updated J500.59 net from "Spare" to "5V0" to match other ENET cards. Changed J500.5 resistor from 510 ohms to 270 ohms for BOM consolidation.	10/14/13
BX1	Sheet 3 - Isolated VDDIO power on PHY; added option resistor. Added DNP pulldown to RXD0 address selector to accommodate dual ENET cards. Sheet 4 - Added regulator to supply added RGMII drivers. Accommodated VDDIO for MX6 1.5 V production, future 1.9 V chips, and characterization variable voltage. Sheet 5 - Changed J500.59 from 5V0 to Reserved.	11/1/13
BX2	Sheet 4 - Added VDDIO test point and series resistor. Added 270 ohm resistors to ensure min load for reg.	11/5/13
BX3	Backannotated.	11/6/13
C	Incremented to rev C after Fab Readiness Review.	11/11/13
C1	Sheet 3 - Corrected R26 BOM error. Changed from DNP to Installed.	1/15/14
D	Sheet 3 - Changed R26 and R27 to DNP because REFCLK now sourced from processor. Sheet 5 - Added two plated mounting holes to gnd, BH1 and BH2, for FCC compliance.	4/21/14

**Internal Design  
No prototypes built**

- Unless Otherwise Specified:  
All resistors are in ohms, 5%.  
All voltages are DC.  
All polarized capacitors are aluminum electrolytic.
- Interrupted lines coded with the same letter or letter combinations are electrically connected.
- Device type number is for reference only. The number varies with the manufacturer.
- Special signal usage:  
\_B Denotes - Active-Low Signal  
<> or [] Denotes - Vectored Signals  
Green Text Denotes - Extra Notes to be considered.
- Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.



**Assembly Drawing Info**

Two board standoffs are required.  
SAMTEC SO-1915-05-01-01  
Freescale internal part number 280-76823

ICAP Classification: FCP: FIUC: PUB: X			
Drawing Title: <b>Atheros Ethernet PHY</b>			
Page Title: <b>Notes and Revision History</b>			
Size C	Document Number SCH-27953	PDF: SPF-27953	Rev D
Date: Monday, April 21, 2014	Sheet 6 of 6		