

# 12x12mm i.MX 7D LPDDR3 VALIDATION BOARD

## Elastomer Mat Socket Version

### Revision History


### Table of Content

Page 1	COVER PAGE
Page 2	MAIN POWER
Page 3	POWER DISTRIBUTION
Page 4	CPU POWER
Page 5	CPU SIGNALS - 1
Page 6	CPU SIGNALS - 2
Page 7	LPDDR3 MEMORY
Page 8	QSPI, EMMC
Page 9	USDHC
Page 10	BLUETOOTH
Page 11	CSI
Page 12	EPDC, LCD
Page 13	AUDIO
Page 14	USB
Page 15	ETHERNET, EPIT
Page 16	MPCIE
Page 17	CAN
Page 18	MIPI
Page 19	JTAG, DEBUG
Page 20	BOOT SELECT, U/I
Page 21	GPIO
Page 22	ARM TRACE
Page 23	UART
Page 24	WDOG
Page 25	CLOCK_OUT, USER LED, EEPROM
Page 26	ECSPI
Page 27	I2C
Page 28	PMIC PROGRAMMING
Page 29	PIN MUX TABLE
Page 30	CLEARQUEST ISSUES

### GENERAL DESIGN NOTES

- Unless Otherwise Specified:  
All resistors are in ohms, 5%, 1/16 Watt  
All splitter resistors are 0-ohms, 5%, 1/16 Watt  
All capacitors are in uF, 20%, 50V  
All voltages are DC  
All polarized capacitors are Tantalum
- Critical components that require tolerances tighter than listed in Note 1 are labeled with required tolerance on schematic. Non-critical components may be filled with tighter tolerance parts for BOM consolidation purposes, but may be changed to meet the general tolerances of Note 1 if desired.
- Interrupted lines coded with the same letter or letter combinations are electrically connected.
- Device type number is for reference only. The number varies with the manufacturer.
- Special signal usage:  
\_B or 'n' Denotes - Active-Low Signal  
<> or [] Denotes - Vectored Signals
- Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.


### AC ADAPTER SPECIFICATIONS

DC Voltage Output: 5VDC  
 Current Output: ~ 5A (depending on application)  
 Polarity:   
 Inner Diameter: 2.1mm  
 Outer Diameter: 5.5mm




Rev. Code	Date	Description
X1	07/31/14	Rev X1 Draft
X2	08/07/14	- Changed Test Point net names to be different than Test Point REFDES. (For Verilog) - Changes decoupling capacitors underneath processor per SOC team recommendation. - Deleted ADC2. Moved PMIC sense to ADC1. - Changed FB sense points from PMIC to after current sense resistors. - Change decoupling caps on LPDDR3 to 0.22uF. - PMIC_ON_REQ and PMIC_STBY_REQ_B signals swapped. - PMIC_ON_REQ pull up resistor changed to DNP.
X3	08/12/14	- Connected PVCC_SAI_SD_CAP with PVCC_ENET_CAP - Pull down resistors to USB Supervisory chip now populated. - Updated OrCAD decal to new ball map. - Added 3-pin resistor options to USB_OTG2 to eliminate stubs. - Added voltage divider network to VBUS_IN. Removed capacitor. - Added option to connect USER_LED GPIO to GPIO1_09 - U14 is now DNP. LDO is only for validation board debug purposes. - Removed DNP on R1080. LDO should be held off unless NVCC_3V3 supplied. - R264, R280, R780, R786 and R985 are now populated by default. - Added C861 and C862 capacitor footprints for QSPI high speed validation. - Added Pull up resistors to QSPI Chip selects and Pull down resistors to clock. - Changed Q510 NVCC_DRAM control FET to a load switch. - Added VREFCA to switched VREF source. - Added pull up to SD3_RST_B trace. - Added pull ups to SPI1/2/3 Chip Select traces. - Default Touch Screen sensor changed to LCD connector. - Added traces to support LCD operations from the EPDC connector. - AUD2 frame clock switch to primary frame clock source. - Separated VADC and ADC inputs. - Added 27R resistors to DEBUG UART traces. - Added 7-pin connection header for SIM Port testing. - Added pull down resistor on SIM Card detect circuit. - Pull down resistor added on ADV RESET_B pin to keep in reset when not used. - Added jumpers across VDDARM, VDDSOC current sense resistors. - Changed 0.02 Ohm sense resistors to 1 Ohm on low current supplies. - Boot I2C EEPROM moved to I2C1 by default. - Deleted R222 and R225 as unnecessary.
X4	08/14/14	- Modified SIM Port Card detect circuit to match validation requirements. - Changed decoupling capacitors on EMMC to match vendor recommendations. - Connected ADC_VDDA_LP8 rail to source VDDA_LP8 rail.
X5	08/14/14	- Layout resequenced. Refdes renumbered per back annotation.
X6	08/15/14	- Changed power source for SIM Card detect circuit to GEN_3V3 (always supplied).
X7	08/17/14	- Changed Classification of Schematics to FIUO. - Changed pull up source on SDx_RST traces. - Changed OrCAD decals for PMIC connector and processor. - Changed alternate source of FUSE_FSOURCE. - Changed additional Capacitor values under processor. - Moved ADC connections to CPU Signals page. - Split CPU Signals into two pages. - Changed switch for DRAM_VREF to NFET. - Default NVCC_DRAM now through 0805 shorting traces. - Added DNP pull up to SD3 Data0 trace, if needed. - Moved VADC connectors to CSI page. - Deleted SPI3 IC. Moved connections to LCD header to support EPDC. - Headphone detect signal changed to show active low. - Deleted unnecessary resistors from USB traces. - Changed ENET1 LED resistor to 1K. - Added DNP pull up resistors to MPCIE Clock traces if needed. - Changed pull up resistor on USB_CHD_B to 100K.
X8	08/20/14	- Added Oscillator to PCIE Ref Clock input. - Changed level translator U509 to true Bi-Directional switch. - Connected RGMI1 traces to MII pins on J21 to support ETH DCs. - User LED now connected by default. - Corrected USER_LED net cross connect.
X9	08/26/14	- Updated all parts status to FCL library parts. - Changed pull ups on JTAG domain to NVCC_GPIO2
A	08/29/14	- Release to fabrication - Added footprint for resistor on LPSR_LP0_CAP in case extra current needed. - Added additional decoupling capacitor to NVCC_DRAM_SW. - Changed R202 to 0.02 Ohm sense resistor. - Changed ferrite bead L501 to short trace SH501.
A1	10/03/14	- Change population option on resistors R105 and R111 from position "A" to Position "B". - Change resistors R104, R615, R618, R620, R630 to DNP. - Populate resistors R102, R103, R106, R112, R613.

**Preliminary - Subject to Change without Notice**  
**Freescale Internal Use Only**


This board was designed for maximum flexibility in software development and demonstrates multiple functions possible with i.MX processors. Although best design practices have been applied, some areas may not be suitable for a mass-production design. For an added resource, refer to the i.MX 7D Hardware Development Guide document (number TBD).

		<b>Multimedia Application Division, Wireless &amp; Mobile System Group</b>	
This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.			
ICAP Classification:	FCP:	FIUO:	X-PUBI:
Designer: Mark Middleton	Drawing Title: <b>i.MX 7D 12MM LPDDR3 CPU VAL BOARD</b>		
Drawn by: Mark Middleton	Page Title: <b>COVER PAGE</b>		
Approved: <Approver>	Size C	Document Number SOURCE:SCH-28484 PDF:SPF-28484	Rev A1
Date:	Friday, October 03, 2014	Sheet	1 of 30

# ALTERNATE POWER SUPPLIES



# SD1 SOCKET POWER SUPPLY



**freescale™**


ICAP Classification: FCP:\_\_\_ FIUO: X PUBI:\_\_\_  
 Drawing Title:  
**i.MX 7D 12MM LPDDR3 CPU VAL BOARD**  
 Page Title:  
**AUX POWER**

Size B	Document Number	Rev A1
	SOURCE: SCH-28484 PDF: SPF-28484	
Date: Friday, October 03, 2014	Sheet 2 of 30	



# CPU POWER

NOTE:  
When placing only one 22 uF capacitor on VDD\_ARM, bulk capacitor nearest pin A20 (Top of Chip) should be populated and bulk capacitor nearest pin L28 (Side of Chip) should be left unpopulated.



Note:  
Footprint for Resistor R858 added in case leakage for LPSR regulator not enough to allow for proper regulation. See HW Users Guide for need to populate this resistor.

Note:  
For Pogo-Pin Socket Version of Validation board, Use custom Ironwood Socket C13817

- i.MX 7D Symbol -  
12x12mm OrCAD Symbol  
sized and spaced to be  
compatible across  
i.MX 7D family.

AUG\_18\_V5






**freescale**

ICAP Classification: FCP: \_\_\_\_\_ FIUC: X PUBI: \_\_\_\_\_  
Drawing Title: **i.MX 7D 12MM LPDDR3 CPU VAL BOARD**  
Page Title: **CPU POWER**

Size C	Document Number SOURCE: SCH-28484 PDF: SPF-28484	Rev A1
Date: Friday, October 03, 2014	Sheet 4 of 30	

# CPU SIGNALS - 1

NOTE:  
Unless otherwise noted, all  
3-way resistors will be  
populated in the "A"  
position with 0 Ohm  
resistors.



**freescale**

ICAP Classification: FCP: \_\_\_\_\_ FIUC: X PUBI: \_\_\_\_\_  
Drawing Title: **i.MX 7D 12MM LPDDR3 CPU VAL BOARD**  
Page Title: **CPU SIGNALS - 1**


Size C	Document Number SOURCE: SCH-28484 PDF: SPF-28484	Rev A1
Date: Friday, October 03, 2014	Sheet 5 of 30	







# LPDDR3 MEMORY

2GB  
Total Memory



Note:  
SH6 and SH7 used by default in case  
NVCC\_DRAM current causes a  
significant voltage drop across  
switches or 0 Ohm resistors.





**freescale**

ICAP Classification: FCP: \_\_\_\_\_ FIUO: X PUBI: \_\_\_\_\_  
 Drawing Title: **i.MX 7D 12MM LPDDR3 CPU VAL BOARD**  
 Page Title: **LPDDR3 MEMORY**

Size C	Document Number SOURCE: SCH-28484 PDF: SPF-28484	Rev A1
--------	--	--------

Date: Friday, October 03, 2014 | Sheet 7 of 30

# Label = eMMC Memory




# QSPI

Label = QSPI 1

Label = QSPI 3

Label = QSPI 2

Label = QSPI 4



**freescale**

ICAP Classification: FCP: \_\_\_\_\_ FIUC: X PUBI: \_\_\_\_\_  
 Drawing Title: **i.MX 7D 12MM LPDDR3 CPU VAL BOARD**  
 Page Title: **QSPI, EMMC**


Size C	Document Number SOURCE: SCH-28484 PDF: SPF-28484	Rev A1
--------	---	--------

Date: Friday, October 03, 2014 | Sheet 8 of 30




# USDHC


## Label = SD1 SOCKET



## Label = SD2 SOCKET



## SD1 IO POWER



ICAP Classification: FCP: \_\_\_ FIUO: \_X PUBI:

Drawing Title:  
**i.MX 7D 12MM LPDDR3 CPU VAL BOARD**


Page Title:  
**USDHC**

Size B	Document Number SOURCE: SCH-28484 PDF: SPF-28484	Rev A1
--------	---	--------

Date: Friday, October 03, 2014 | Sheet 9 of 30

# BLUETOOTH CABLE CONNECTOR

Label = BLUETOOTH



**NOTE:**  
Pin 1 of the cable connector on the Smart Device board is opposite Pin 20 of the WIFI/BT module. For the FFC to lie flat, the pin order number needs to be reversed on the schematics.

**NOTE:**  
The AUX SDIO CARD SOCKET and the BLUETOOTH CABLE CONNECTOR have been designed and tested specifically for use with the WIFI/BT combo card SX-SDCAN-2830BT. Developed and sold by Silex Technolgy. The developer may need to consult the datasheet of other WIFI solutions for compatibility with this card socket.



ICAP Classification: FCP:\_\_\_ FIUC: \_X PUBI:

Drawing Title:  
**i.MX 7D 12MM LPDDR3 CPU VAL BOARD**


Page Title:  
**BLUETOOTH**

Size B	Document Number SOURCE: SCH-28484 PDF: SPF-28484	Rev A1
--------	---	--------

Date: Friday, October 03, 2014 | Sheet 10 of 30

# CSI

NOTE:  
Unless otherwise noted, all  
3-way resistors will be  
populated in the "A"  
position with 0 Ohm  
resistors.



**freescale**

ICAP Classification: FCP: \_\_\_\_\_ FIUC: X PUBI: \_\_\_\_\_  
 Drawing Title: **i.MX 7D 12MM LPDDR3 CPU VAL BOARD**  
 Page Title: **CSI**




Size	Document Number	Rev
C	SOURCE: SCH-28484 PDF: SPF-28484	A1

Date: Friday, October 03, 2014 | Sheet 11 of 30





# Label = EPDC HDR

# Label = LCD HDR

Powered from GPIO2 to allow stylus touch on screen to wake processor out of deep sleep mode.



Touch Panel decoder, Analog to Digital converter.



**freescale**


ICAP Classification: FCP: \_\_\_\_\_ FIUC: X PUBI: \_\_\_\_\_  
 Drawing Title: **i.MX 7D 12MM LPDDR3 CPU VAL BOARD**  
 Page Title: **EPDC & LCD**

Size C	Document Number	Rev A1
	SOURCE: SCH-28484 PDF: SPF-28484	
Date: Friday, October 03, 2014	Sheet 12 of 30	





NOTE:  
Unless otherwise noted, all 3-way resistors will be populated in the "A" position.

ENGR00334274: SAI1 signals have been changed from supporting Audio CODEC by default to supporting CAN1/2 and GPIO functionality due to signal logic mismatch. Error will be corrected in Rev B.


# AUDIO



Note: Populate resistors R111 and R105 in position "B".



R509 and R516 are added to allow audio operation if CODEC\_PWR\_EN GPIO is disabled.



**freescale**

ICAP Classification: FCP: \_\_\_\_\_ FIUO: X PUBI: \_\_\_\_\_  
 Drawing Title: **i.MX 7D 12MM LPDDR3 CPU VAL BOARD**  
 Page Title: **AUDIO**

Size C	Document Number	Rev A1
	SOURCE: SCH-28484 PDF: SPF-28484	






Date: Friday, October 03, 2014 | Sheet 13 of 30



# USB

Label = OTG1 USB

Label = OTG2 USB



NOTE:  
USB Supervisory IC supplies a minimum of 500 mA continuous current each channel.

NOTE:  
R811 and R812 are populated to ensure supervisory chip is disabled if power to the PMIC is removed.

ICAP Classification: FCP:\_\_\_ FIUO: X PUBL:


Drawing Title:  
**i.MX 7D 12MM LPDDR3 CPU VAL BOARD**

Page Title:  
**USB**


Size B	Document Number	Rev A1
	SOURCE: SCH-28484 PDF: SPF-28484	

Date: Friday, October 03, 2014 | Sheet 14 of 30

# ETHERNET



## Label = ENET2



## Power-on Strapping Pins

### MODE2[3:0]

- (Default assemble: 0000)
- 1100 BaseT, RMII1;
  - 1101 BaseT, RMII2;
  - 1110 100X, RGMII, 75OHMS;
  - 1111 100X, TRANS, 75OHMS;
  - 0000 BaseT, RGMII;
  - 0001 BaseT, SGMII;
  - 0010 1000X, RGMII, 50OHMS;
  - 0011 1000X, RGMII, 75OHMS;
  - 0100 1000X, TRANS, 50OHMS;
  - 0101 1000X, TRANS, 75OHMS;
  - 0110 100X, RGMII, 50OHMS;
  - 0111 100X, TRANS, 50OHMS;
  - Others Reserved

### PHYADDRESS0

### PHYADDRESS1

### MODE2[1]


### MODE2[3]

### MODE2[2]

### MODE2[0]

### SEL\_GPIO\_INT

### ANA\_MOD



**NOTE:**  
Unless otherwise noted, all 3-way resistors will be populated in the "A" position.

ICAP Classification: FCP: FIUC: X PUBL:


Drawing Title:  
**i.MX 7D 12MM LPDDR3 CPU VAL BOARD**

Page Title:  
**ETHERNET**

Size C	Document Number	SOURCE: SCH-28484 PDF: SPF-28484	Rev A1
Date:	Friday, October 03, 2014	Sheet 15 of 30	

# LABEL - MPCIE CONN




Note:  
Pull up resistors R849  
and R850 added in  
case output is HSCL  
levels and needs to  
be pulled up.



Place parallel termination resistors R56 and R68 as close to the mPCIe connector P2 as possible.

Layout NOTE:  
Orient mPCIe connector so that card connector faces edge of PCB and allow enough room for half-height card. Full Height card will extend over edge of PCB.

R546, R548 and R649 are populated by default to allow PCIE operation without required GPIO control pins connected.




**freescale™**


ICAP Classification: FCP:___ FIUO: _X PUBI:		
Drawing Title: <b>i.MX 7D 12MM LPDDR3 CPU VAL BOARD</b>		
Page Title: <b>MPCIE</b>		
Size B	Document Number SOURCE: SCH-28484 PDF: SPF-28484	Rev A1
Date: Friday, October 03, 2014	Sheet 16	of 30

# CAN

Label = CAN1



Label = CAN2



ICAP Classification: FCP: \_\_\_ FIUO: \_X PUBI:


Drawing Title:  
**i.MX 7D 12MM LPDDR3 CPU VAL BOARD**

Page Title:  
**CAN**


Size B	Document Number SOURCE: SCH-28484 PDF: SPF-28484	Rev A1
--------	---	--------

Date: Friday, October 03, 2014 | Sheet 17 of 30

# LABEL = MIPI HDR



Analog Devices ADV7280 SD video decoder card may be used with cable. Contact ADI for more information.



ICAP Classification: FCP:\_\_\_ FIUO: X\_PUBI:

Drawing Title:  
**i.MX 7D 12MM LPDDR3 CPU VAL BOARD**

Page Title:  
**MIPI**


Size B	Document Number SOURCE: SCH-28484 PDF: SPF-28484	Rev A1
--------	---	-----------

Date: Friday, October 03, 2014 | Sheet 18 of 30





# DEBUG UART TO USB CONVERSION

Label = DEBUG



Label = JTAG





Label = JTAGACT

**freescale**

ICAP Classification: FCP: \_\_\_\_\_ FIUC: X PUBI: \_\_\_\_\_  
 Drawing Title: **i.MX 7D 12MM LPDDR3 CPU VAL BOARD**  
 Page Title: **JTAG & DEBUG**


Size C	Document Number SOURCE: SCH-28484 PDF: SPF-28484	Rev A1
Date: Friday, October 03, 2014	Sheet 19 of 30	

# U/I KEY



# BOOT

**Boot Configuration Select**  
Switch mapping with the configuration options is described on the Notes page of the schematics.



BT_CFG[19]	BT_CFG[18]	BT_CFG[17]	BT_CFG[16]
Infini-Loop (Debug USE only) 0 - Disable 1 - Enable	Boot Frequencies (ARM/DDR) 0 - 792 / 533 MHz 1 - 396 / 266 MHz	Recovery Boot Enable '0' - Disabled '1' - Enabled	BT_MMU_DISABLE '0' - Enabled '1' - Disabled

BOOT_MODE0	BOOT_MODE1	TEST_MODE	SNVS_TAMPER0	SNVS_TAMPER1	SNVS_TAMPER2
Boot Mode 00 - Boot From Fuses 01 - Serial Downloader 10 - Internal Boot 11 - Reserved	Processor Test Mode '0' - Disabled '1' - Enabled	Tamper Signal 0 '0' - No Detect '1' - Tamper Detect	Tamper Signal 1 '0' - No Detect '1' - Tamper Detect	Tamper Signal 2 '0' - No Detect '1' - Tamper Detect	



SW2								SW1								
BT_CFG[15]	BT_CFG[14]	BT_CFG[13]	BT_CFG[12]	BT_CFG[11]	BT_CFG[10]	BT_CFG[9]	BT_CFG[8]	BT_CFG[7]	BT_CFG[6]	BT_CFG[5]	BT_CFG[4]	BT_CFG[3]	BT_CFG[2]	BT_CFG[1]	BT_CFG[0]	
0001 - SD/eSD				Port Select: 00 - eSDHC1 01 - eSDHC2 10 - eSDHC3				Power Cycle Enable '0' - No power cycle '1' - Enabled via	SD Loopback Clock Source Sel(for SDR50 and SDR104 only) '0' - through SD pad '1' - direct	Fast Boot: 0 - Regular 1 - Fast Boot	Reserved	Reserved	Bus Width: 0 - 1-bit 1 - 4-bit	Speed 000 - Normal/SDR12 001 - High/SDR25 010 - SDR50 011 - SDR104 101 - Reserved for DDR50 Others - Reserved		Reserved
0010 - MMC/eMMC											Bus Width: 000 - 1-bit 001 - 4-bit 010 - 8-bit 101 - 4-bit DDR (MMC 4.4) 110 - 8-bit DDR (MMC 4.4) Else - reserved.	Speed 00 - Normal 01 - High 10 - Reserved for HS200 11 - Reserved	USDHC1 IO VOLTAGE SELECTION 0 - 3.3V 1 - 1.8V	USDHC2 IO VOLTAGE SELECTION 0 - 3.3V 1 - 1.8V		
0100 - QSPI				QSPI Instance 0 - QuadSPI0 1 - Reserved	SDR SMP: "000" : Default "001-111"				HSPHS: Half Speed Phase Selection 0 : select sampling at non-inverted clock 1: select sampling at inverted clock	HSDLY: Half Speed Delay selection 0 : one clock delay 1: two clock delay	FSPHS: Full Speed Phase Selection 0 : select sampling at non-inverted clock 1: select sampling at inverted clock	FSDLY: Full Speed Delay selection 0 : one clock delay 1: two clock delay	Reserved	Reserved	Reserved	Reserved

ICAP Classification: FCP:\_\_\_ FIUO: X\_PUBI:  
Drawing Title:  
**i.MX 7D 12MM LPDDR3 CPU VAL BOARD**  
Page Title:  
**BOOT**

Size B	Document Number	Rev A1
SOURCE: SCH-28484 PDF: SPF-28484		
Date: Friday, October 03, 2014	Sheet 20 of 30	

# GPIO

NOTE:  
Unless otherwise noted, all 3-way resistors will be populated in the "A" position with 0 Ohm resistors.




Note:  
U509 is Level Shifter to bring  
GPIO signals from NVCC\_ENET1  
up to 3.3V levels.



ICAP Classification: FCP: ___ FIUO: _X PUBI:		
Drawing Title: <b>i.MX 7D 12MM LPDDR3 CPU VAL BOARD</b>		
Page Title: <b>GPIO</b>		
Size B	Document Number SOURCE: SCH-28484 PDF: SPF-28484	Rev A1
Date:	Friday, October 03, 2014	Sheet 21 of 30

# LABEL = ARMTRACE






LAYOUT NOTE:  
 ARM Trace connector traces need to be less than 1 inch in length. Place P4 as close to processor as possible.

NOTE:  
 Unless otherwise noted, all 3-way resistors will be populated in the "A" position with 0 Ohm resistors.



ICAP Classification: FCP: ___ FIUO: _X PUBI: _____		
Drawing Title: <b>i.MX 7D 12MM LPDDR3 CPU VAL BOARD</b>		
Page Title: <b>ARM TRACE</b>		
Size B	Document Number SOURCE: SCH-28484 PDF: SPF-28484	Rev A1
Date: Friday, October 03, 2014	Sheet 22 of 30	1

# UART



NOTE:  
 Unless otherwise noted, all  
 3-way resistors will be  
 populated in the "A"  
 position with 0 Ohm  
 resistors.




ICAP Classification: FCP: ___ FIUO: _X PUBL:		
Drawing Title: <b>i.MX 7D 12MM LPDDR3 CPU VAL BOARD</b>		
Page Title: <b>UART</b>		
Size B	Document Number SOURCE: SCH-28484 PDF: SPF-28484	Rev A1
Date: Friday, October 03, 2014	Sheet 23	of 30



# WDOG

WATCH DOG TIMER BUFFERS:  
 Capacitors C89 and C92 act as Blocking Capacitors.  
 When circuit is initialized, WDOG pin are held high and keep buffers turned off. When WDOG engages, pins go low and cause buffers to turn on and initiate a reset signal. In a power down reset, WDOG does not return high until power is turned back on. Capacitors allows OE signal on buffer to return high after a short period regardless of whether WDOG pin is powered or not.



NOTE:  
 Unless otherwise noted, all 3-way resistors will be populated in the "A" position with 0 Ohm resistors.



ICAP Classification: FCP:\_\_\_ FIUO: X\_PUBI:

Drawing Title:  
**i.MX 7D 12MM LPDDR3 CPU VAL BOARD**


Page Title:  
**WDOG**

Size B	Document Number SOURCE: SCH-28484 PDF: SPF-28484	Rev A1
--------	---	-----------

Date: Friday, October 03, 2014 | Sheet 24 of 30


# CLOCK\_OUT

Label = ACLKO




# USER LED

Label = USER LED



# Configuration I2C EEPROM

(For testing only)



NOTE:  
Default XY program loading is across pins 1-2.



ICAP Classification: FCP: \_\_\_ FIUO: \_X PUBI:

Drawing Title:

**i.MX 7D 12MM LPDDR3 CPU VAL BOARD**

Page Title:

**CLOCK\_OUT, USER\_LED, EEPROM**

Size B

Document Number

SOURCE: SCH-28484 PDF: SPF-28484

Rev A1

Date:

Friday, October 03, 2014

Sheet





25 of 30

1

# ECSPI

Label = SPI1

Label = SPI2



NOTE:  
Unless otherwise noted, all 3-way resistors will be populated in the "A" position with 0 Ohm resistors.








ICAP Classification: FCP:___ FIUO: _X PUBI:		
Drawing Title: <b>i.MX 7D 12MM LPDDR3 CPU VAL BOARD</b>		
Page Title: <b>ECSPI</b>		
Size B	Document Number SOURCE: SCH-28484 PDF: SPF-28484	Rev A1
Date:	Friday, October 03, 2014	Sheet 26 of 30

I2C1 BUS			
Peripheral	Speed (kpbs)	8-Bit Write Addresses	Default Write Address
PMIC	400	0x10 to 0x1E	0x10
EEPROM	400	0x10 to 0x37	0x30
ADV7401	400	0x21, 0x23	0x23

I2C2 BUS			
Peripheral	Speed (kpbs)	8-Bit Write Addresses	Default Write Address
ADV7401	400	0x40 to 0x42	0x10
i.MX28 LCD	400	0x68 to 0x6B	0x6B
MIPI OV5640	400	0x3C	0x3C
MIPI Touchscreen	400	0x48 to 0x4B	0x4B

I2C3 BUS			
Peripheral	Speed (kpbs)	8-Bit Write Addresses	Default Write Address
ADV7401	400	0x40 to 0x42	0x10
i.MX28 LCD	400	0x68 to 0x6B	0x6B
MIPI OV5640	400	0x3C	0x3C
mPCIe MODULE	TBD	TBD	TBD
ENET2 DC	TBD	TBD	TBD

# I2C




NOTE:  
Unless otherwise noted, all 3-way resistors will be populated in the "A" position with 0 Ohm resistors.



ICAP Classification: FCP:___ FIUO: X_PUBI:		
Drawing Title: <b>i.MX 7D 12MM LPDDR3 CPU VAL BOARD</b>		
Page Title: <b>I2C</b>		
Size B	Document Number SOURCE: SCH-28484 PDF: SPF-28484	Rev A1
Date: Friday, October 03, 2014	Sheet 27 of 30	

# PMIC PROGRAMMING



ICAP Classification: FCP:\_\_\_ FIUO: X\_PUBI:

Drawing Title:

**i.MX 7D 12MM LPDDR3 CPU VAL BOARD**

Page Title:

**PMIC PROGRAMMING**

Size B	Document Number	Rev A1
	SOURCE: SCH-28484 PDF: SPF-28484	

Date: Friday, October 03, 2014 | Sheet 28 of 30



5

4

3

2

1

D

D

C

C

B

B

A

A



ICAP Classification: FCP: ___ FIUC: X_ PUBI:		
Drawing Title: <b>i.MX 7D 12MM LPDDR3 CPU VAL BOARD</b>		
Page Title: <b>PIN MUX TABLE</b>		
Size B	Document Number SOURCE: SCH-28484 PDF: SPF-28484	Rev A1
Date: Friday, October 03, 2014	Sheet 29	of 30

5

4

3

2

1

