


i.MX6UL EVK Block Diagram

Blcok Diagram Rev 1.0


MPN: MCIMX6UL-BB Agile No: 28616
MPN: MCIMX6UL-CM Agile No: 28617










i.MX6UL EVK PWR TREE

WALL Adapter: 5V/3A → **OVP** → VSYS 5V/3A

MCIMX6UL-BB






VSYS ← TP814




LCD_RST has been used as WDOG on CPU BOARD

I.MX6UL PWR				
Power Rail	MIN	TYP	MAX	CURR
VDD_SNVS_IN	2.4	3	3.6	276uA
VDD_HIGH_IN	2.8	3	3.6	125mA
VDD_ARM_IN	0.9	1.275	1.5	400mA
VDD_SOC_IN	0.9	1.275	1.5	500mA
NVCC_DRAM	1.425	1.5	1.575	50mA
	1.283	1.35	1.45	
	1.14	1.2	1.3	
NVCC_XXX	1.65	1.82, 5/3, 3	3.6	
VDDA_ADC_3P3	3	3.3	3.6	
USB_OTG1_VBUS	4.4	5	5.25	50mA
USB_OTG2_VBUS				




VDDHIGH / NVCC_XXX


由于不板核心板供电, 将MP2144, 换为MP2159




ADC High PSRR




1.8V PWR



LvDDR3



NVCC_SD <SD3.0>




FUSE MAP <Default: QSPI BOOT>

TYPE	BOOT_CFG1[7]	BOOT_CFG1[6]	BOOT_CFG1[5]	BOOT_CFG1[4]	BOOT_CFG1[3]	BOOT_CFG1[2]	BOOT_CFG1[1]	BOOT_CFG1[0]
QSPI	0	0	0	1	Reserved			
WEIM	0	0	0	0	Memory Type: 0 - NOR Flash 1 - OneNAND	Reserved	Reserved	Reserved
Serial-ROM	0	0	1	1	Reserved	Reserved	Reserved	Reserved
SD/eSD	0	1	0	Fast Boot: 0 - Regular 1 - Fast Boot		QSPI Boot Select 0 - Normal 1 - Fast Boot	SD/MMC Speed 0 - Regular 1 - Normal	SD/MMC Acknowledge 0 - Disabled 1 - Enabled
MMC/eMMC	0	1	1	Fast Boot: 0 - Regular 1 - Fast Boot		SD/MMC Speed 0 - Regular 1 - Normal	SD/MMC Acknowledge 0 - Disabled 1 - Enabled	SD/MMC Error 0 - Disabled 1 - Enabled
NAND	1	BT_TOGGLEMODE		0	0	0	0	0

TYPE	BOOT_CFG2[7]	BOOT_CFG2[6]	BOOT_CFG2[5]	BOOT_CFG2[4]	BOOT_CFG2[3]	BOOT_CFG2[2]	BOOT_CFG2[1]	BOOT_CFG2[0]
QSPI	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
WEIM	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
Serial-ROM	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
SD/eSD	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
MMC/eMMC	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
NAND	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved

TYPE	BOOT_CFG4[7]	BOOT_CFG4[6]	BOOT_CFG4[5]	BOOT_CFG4[4]	BOOT_CFG4[3]	BOOT_CFG4[2]	BOOT_CFG4[1]	BOOT_CFG4[0]
QSPI	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
WEIM	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
Serial-ROM	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
SD/eSD	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
MMC/eMMC	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
NAND	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved

NAND MT29F32G08BCACA
 1. 1.6V to 1.8V + 25A Max
 2. 1.6V to 1.8V + 25A Max
 3. 1.6V to 1.8V + 25A Max
 4. 1.6V to 1.8V + 25A Max
 5. 1.6V to 1.8V + 25A Max
 6. 1.6V to 1.8V + 25A Max
 7. 1.6V to 1.8V + 25A Max
 8. 1.6V to 1.8V + 25A Max
 9. 1.6V to 1.8V + 25A Max
 10. 1.6V to 1.8V + 25A Max
 11. 1.6V to 1.8V + 25A Max
 12. 1.6V to 1.8V + 25A Max
 13. 1.6V to 1.8V + 25A Max
 14. 1.6V to 1.8V + 25A Max
 15. 1.6V to 1.8V + 25A Max
 16. 1.6V to 1.8V + 25A Max
 17. 1.6V to 1.8V + 25A Max
 18. 1.6V to 1.8V + 25A Max
 19. 1.6V to 1.8V + 25A Max
 20. 1.6V to 1.8V + 25A Max
 21. 1.6V to 1.8V + 25A Max
 22. 1.6V to 1.8V + 25A Max
 23. 1.6V to 1.8V + 25A Max
 24. 1.6V to 1.8V + 25A Max
 25. 1.6V to 1.8V + 25A Max
 26. 1.6V to 1.8V + 25A Max
 27. 1.6V to 1.8V + 25A Max
 28. 1.6V to 1.8V + 25A Max
 29. 1.6V to 1.8V + 25A Max
 30. 1.6V to 1.8V + 25A Max
 31. 1.6V to 1.8V + 25A Max
 32. 1.6V to 1.8V + 25A Max
 33. 1.6V to 1.8V + 25A Max
 34. 1.6V to 1.8V + 25A Max
 35. 1.6V to 1.8V + 25A Max
 36. 1.6V to 1.8V + 25A Max
 37. 1.6V to 1.8V + 25A Max
 38. 1.6V to 1.8V + 25A Max
 39. 1.6V to 1.8V + 25A Max
 40. 1.6V to 1.8V + 25A Max
 41. 1.6V to 1.8V + 25A Max
 42. 1.6V to 1.8V + 25A Max
 43. 1.6V to 1.8V + 25A Max
 44. 1.6V to 1.8V + 25A Max
 45. 1.6V to 1.8V + 25A Max
 46. 1.6V to 1.8V + 25A Max
 47. 1.6V to 1.8V + 25A Max
 48. 1.6V to 1.8V + 25A Max
 49. 1.6V to 1.8V + 25A Max
 50. 1.6V to 1.8V + 25A Max
 51. 1.6V to 1.8V + 25A Max
 52. 1.6V to 1.8V + 25A Max
 53. 1.6V to 1.8V + 25A Max
 54. 1.6V to 1.8V + 25A Max
 55. 1.6V to 1.8V + 25A Max
 56. 1.6V to 1.8V + 25A Max
 57. 1.6V to 1.8V + 25A Max
 58. 1.6V to 1.8V + 25A Max
 59. 1.6V to 1.8V + 25A Max
 60. 1.6V to 1.8V + 25A Max
 61. 1.6V to 1.8V + 25A Max
 62. 1.6V to 1.8V + 25A Max
 63. 1.6V to 1.8V + 25A Max
 64. 1.6V to 1.8V + 25A Max
 65. 1.6V to 1.8V + 25A Max
 66. 1.6V to 1.8V + 25A Max
 67. 1.6V to 1.8V + 25A Max
 68. 1.6V to 1.8V + 25A Max
 69. 1.6V to 1.8V + 25A Max
 70. 1.6V to 1.8V + 25A Max
 71. 1.6V to 1.8V + 25A Max
 72. 1.6V to 1.8V + 25A Max
 73. 1.6V to 1.8V + 25A Max
 74. 1.6V to 1.8V + 25A Max
 75. 1.6V to 1.8V + 25A Max
 76. 1.6V to 1.8V + 25A Max
 77. 1.6V to 1.8V + 25A Max
 78. 1.6V to 1.8V + 25A Max
 79. 1.6V to 1.8V + 25A Max
 80. 1.6V to 1.8V + 25A Max
 81. 1.6V to 1.8V + 25A Max
 82. 1.6V to 1.8V + 25A Max
 83. 1.6V to 1.8V + 25A Max
 84. 1.6V to 1.8V + 25A Max
 85. 1.6V to 1.8V + 25A Max
 86. 1.6V to 1.8V + 25A Max
 87. 1.6V to 1.8V + 25A Max
 88. 1.6V to 1.8V + 25A Max
 89. 1.6V to 1.8V + 25A Max
 90. 1.6V to 1.8V + 25A Max
 91. 1.6V to 1.8V + 25A Max
 92. 1.6V to 1.8V + 25A Max
 93. 1.6V to 1.8V + 25A Max
 94. 1.6V to 1.8V + 25A Max
 95. 1.6V to 1.8V + 25A Max
 96. 1.6V to 1.8V + 25A Max
 97. 1.6V to 1.8V + 25A Max
 98. 1.6V to 1.8V + 25A Max
 99. 1.6V to 1.8V + 25A Max
 100. 1.6V to 1.8V + 25A Max



BMODE[1:0]	BOOT TYPE
00	Boot From Fuses
01	Serial Downloader
10	Internal Boot (Development)
11	Reserved

FOR WEIM BOOT **FOR Serial-ROM BOOT** **FOR SD/eSD BOOT**

Address	Reserved	Reserved	FORCE_COLD_BOOT (Reflected in SBMR2)	BT_FUSE_SEL	DIR_BT_DIS	Reserved	SEC_CONFIG[1]	Reserved
0x460[7:0]	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
0x460[15:8]	Reserved (DDR3 config options)							
0x460[23:16]	JTAG_SMODE[1:0]	WDOG_ENABLE (1 - Disabled, 0 - Enabled)	SJC_DISABLE	Reserved	Reserved	Reserved	Reserved	Reserved
0x460[31:24]	Reserved	Reserved	Reserved	TZASC_ENABLE	JTAG_HEO	KTE	Reserved	Reserved
0x470[7:0]	BT_BOOT_SELECT (0 - Disabled, 1 - Enabled)	BT_BOOT_SELECT (0 - Disabled, 1 - Enabled)	BT_BOOT_SELECT (0 - Disabled, 1 - Enabled)	Reserved	BT_BOOT_SELECT (0 - Disabled, 1 - Enabled)	L1 I-Cache DISABLE	BT_MMU_DISABLE	Reserved
0x470[15:8]	BT_BOOT_SELECT (0 - Disabled, 1 - Enabled)	BT_BOOT_SELECT (0 - Disabled, 1 - Enabled)	BT_BOOT_SELECT (0 - Disabled, 1 - Enabled)	Override HYS bit for SD/MMC pads	BT_BOOT_SELECT (0 - Disabled, 1 - Enabled)	BT_BOOT_SELECT (0 - Disabled, 1 - Enabled)	BT_BOOT_SELECT (0 - Disabled, 1 - Enabled)	BT_BOOT_SELECT (0 - Disabled, 1 - Enabled)
0x470[23:16]	Reserved	Reserved	Reserved	BT_LPB_POLARITY (0 - Active High, 1 - Active Low)	Reserved			Reserved
0x470[31:24]	Reserved							
0x6D0[7:0]	Reserved		MMC_DLL_DLY[6:0]					



FOR NAND BOOT

Address	Reserved	Reserved	FORCE_COLD_BOOT (Reflected in SBMR2)	BT_FUSE_SEL	DIR_BT_DIS	Reserved	SEC_CONFIG[1]	Reserved
0x460[7:0]	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
0x460[15:8]	Reserved (DDR3 config options)							
0x460[23:16]	JTAG_SMODE[1:0]	WDOG_ENABLE (1 - Disabled, 0 - Enabled)	SJC_DISABLE	Reserved	Reserved	Reserved	Reserved	Reserved
0x460[31:24]	Reserved	Reserved	Reserved	TZASC_ENABLE	JTAG_HEO	KTE	Reserved	Reserved
0x470[7:0]	BT_BOOT_SELECT (0 - Disabled, 1 - Enabled)	BT_BOOT_SELECT (0 - Disabled, 1 - Enabled)	BT_BOOT_SELECT (0 - Disabled, 1 - Enabled)	Reserved	BT_BOOT_SELECT (0 - Disabled, 1 - Enabled)	L1 I-Cache DISABLE	BT_MMU_DISABLE	Reserved
0x470[15:8]	BT_BOOT_SELECT (0 - Disabled, 1 - Enabled)	BT_BOOT_SELECT (0 - Disabled, 1 - Enabled)	BT_BOOT_SELECT (0 - Disabled, 1 - Enabled)	Override HYS bit for SD/MMC pads	BT_BOOT_SELECT (0 - Disabled, 1 - Enabled)	BT_BOOT_SELECT (0 - Disabled, 1 - Enabled)	BT_BOOT_SELECT (0 - Disabled, 1 - Enabled)	BT_BOOT_SELECT (0 - Disabled, 1 - Enabled)
0x470[23:16]	Reserved	Reserved	Reserved	BT_LPB_POLARITY (0 - Active High, 1 - Active Low)	Reserved			Reserved
0x470[31:24]	Reserved							
0x6D0[7:0]	Reserved		MMC_DLL_DLY[6:0]					
0x6D0[7:0]	Reserved		PAD_SETTINGS[5:0]					
0x6D0[23:16]	NAND_READ_CMD_CODE1[7:0]							
0x6D0[31:24]	NAND_READ_CMD_CODE2[7:0]							


FOR QSPI BOOT

Address	L2_MW_INVALIDATE_DISABLE	Reserved	FORCE_COLD_BOOT (Reflected in SBMR2)	BT_FUSE_SEL	DIR_BT_DIS	Reserved	SEC_CONFIG[1]	Reserved
0x460[7:0]	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
0x460[15:8]	Reserved (DDR3 config options)							
0x460[23:16]	JTAG_SMODE[1:0]	WDOG_ENABLE (1 - Disabled, 0 - Enabled)	SJC_DISABLE	Reserved	Reserved	Reserved	Reserved	Reserved
0x460[31:24]	Reserved	Reserved	Reserved	TZASC_ENABLE	JTAG_HEO	KTE	Reserved	Reserved
0x470[7:0]	Not Used	Not Used	Not Used	Not Used	Reserved	L1 I-Cache DISABLE	BT_MMU_DISABLE	Reserved
0x470[15:8]	Reserved	Not Used	Reserved	BT_BOOT_SELECT (0 - Disabled, 1 - Enabled)	Reserved	Reserved	Not Used	Not Used
0x470[23:16]	Reserved	Reserved	Reserved	BT_LPB_POLARITY (0 - Active High, 1 - Active Low)	Reserved			Reserved
0x470[31:24]	Reserved	Reserved						




i.MX6UL RESET



i.MX6UL - CONTROL




DDR3/LvDDR3



Note:
Test points for signal integrity measurement

i.MX6UL PWR



NOTE:

All pins using ~reset as harden :

PAD	Default State	Simulation Value
UART3_TX_DATA	Output Buffer(LOW) during reset --> Output keeper + Input enable after reset done	0 in real silicon
LCD_DATA00~LCD_DATA23	100K pull down + input enable during reset --> Output keeper + Input enable after reset done (this is boot option, we don't need change)	0 in real silicon

PAD	Default State	Signal Path	PAD Simulation Value
UART3_TX_DATA	Output Buffer(LOW) during reset --> Output keeper + Input enable after reset done	sjc.ipt_jta_active --> PAD	0 in real silicon
		(note : sjc.ipt_jta_active also connected to snvs_hp.sec_vio_in_1. This is security related, we don't plan to change it.)	ALT7

All pins using ~src.en_system_clk as harden :

PAD	Default State	Simulation Value
GPIO1_IO03	100K pull down + input enable during reset --> Output keeper + Input enable after reset done	0 in real silicon

PAD	Default State	Signal Path	PAD Simulation Value
GPIO1_IO03	100K pull down + input enable during reset --> Output keeper + Input enable after reset done	PAD --> ccmsrcmix. src_tester_ack	0 in real silicon
		This is the requirement of TE test	ALT7

All pins using snvs_hp.snvs_sec_vio_in_5_en as harden :

PAD	Default State	Simulation Value
CSI_PIXCLK	Output keeper + Input enable (snvs_sec_vio_in_5_en is 1'b0 in normal state, so harden is not triggerd in normal state). snvs_sec_vio_in_5_en is controlled by SNVS register. It can be disable or enable.	X (0 or 1 in real silicon)

