








Clock terminators: Place at end of route at each DDR pair




**1 GByte
DDR3**

populate 2Gb, but sch designed for 2Gb or 4Gb.

up to DDR3-800

NOTE 1:
Using bit swapping for DATA bus to allow easy pcb routing.
When using data bit swapping the low order bit of each byte must reside at bit 0 of the byte. The remaining 7 data bits can be swapped freely. This restriction is for write leveling calibration.
Example D0 to D0 or D0 to D8, and D1-7 can be swapped.
When swapping byte lanes on 16-bit memories, remember to move the DQm, DQs, and DQSx_B signals for that byte lane.



XYQ CO., LTD		C508, Jingyi Technology Building Shanghai East Road, Hainan District Beijing, China Tel: 86-010-82112101 Fax: 86-010-82112101	
File	<Title>	Doc Number	Rev <RevCode>
Size	C	<Doc>	
Date:	Wednesday, February 22, 2017	Sheet	17 of 25