

### BEST VIRTUALIZATION PERFORMANCE WITH KVM ON ARM BASED QORIQ SOCS


#### FTF-DES-N1887

DIANA CRĂCIUN SOFTWARE ENGINEER FTF-DES-N1887 MAY 16, 2016

PUBLIC USE

#### **Software Products and Services**

#### Visit us in the Tech Lab – #247



Find us online at www.nxp.com/networking-services



## AGENDA

- Introduction
- KVM/QEMU
- ARM Virtualization Extension
- KVM on ARM
- Results
- Conclusions




## INTRODUCTION



## **Virtualization and Hypervisors**

- Virtualization Hardware and software technologies that provide an abstraction layer that enables running multiple operating systems on a single computer system
- A hypervisor is a software component that creates and manages virtual machines which can run guest operating systems






## **KVM/QEMU**



## KVM/QEMU




- KVM/QEMU open source virtualization technology based on the Linux<sup>®</sup> kernel
- KVM is a Linux kernel module
- QEMU is a user space emulator that uses KVM for acceleration
- Run virtual machines alongside Linux applications
- No or minimal OS changes required
- Virtual I/O capabilities
- Direct/pass thru I/O assign I/O devices to VMs



# ARM VIRTUALIZATION EXTENSIONS




#### **ARM Virtualization extensions**






#### **Privilege Levels**






## **Memory Virtualization**




- 2 stage memory translation
- First page translation translates memory from VA to IPA
  - -Owned by the guest
- Second stage translation translates from IPA to PA
  - Tables maintained by the hypervisor







## **Interrupt Virtualization**



**#NXPFTF** PUBLIC USE 11

#### **Interrupt Flow**






- Guest is interrupted when the interrupt is received
- Hardware support for interrupt injection
- There might be additional exits in certain situations (but they should be rare).



#### **IPI Flow**






## **KVM ON ARM**



## **KVM/QEMU on ARM**





RESULTS



#### **Overhead Sources**

- Virtualization may come with a cost: overhead
- But what causes the overhead when we have hardware extensions?
- Overhead due to guest exits
  - Traps, interrupts
- Guest speed
  - More steps in memory translation
  - TLB/cache pollution/contention
  - Lock contention
- Application latency
  - Latency sensitive applications may behave differently in a virtualized environment



#### **Guest Exits – Example**


#### • Exit timing framework

#### - For each type of exit reports the time spent in the hypervisor

				mean				
type	count	min (cycle)	(cycle)	(cycle)	sum (cycle)	std_deviatio	n (cycle) count	sum
WFX		0 (	0 0	0	0	0	0	0
CPC15_32		0 0	0 0	0	0	0	0	0
CPC15_64		0 0	0 0	0	0	0	0	0
CP14_MR		0 0	0 0	0	0	0	0	0
CP14_LS		0 0	0 0	0	0	0	0	0
CP14_64		0 0	0 0	0	0	0	0	0
HVC32		0 0	0 0	0	0	0	0	0
SMC32		0 0	0 0	0	0	0	0	0
HVC64		0 0	0 0	0	0	0	0	0
SMC64		0 0	0 0	0	0	0	0	0
SYS64		0 0	0 0	0	0	0	0	0
IABT_LOW		0 0	0 0	0	0	0	0	0
DABT_LOW		0 0	0 0	0	0	0	0	0
DABT_IO_MEM		0 0	0 0	0	0	0	0	0
DABT_USER_MEM		0 0	0 0	0	0	0	0	0
DABT_IO_MEM_IPI	15722	10090	57218	13385	2.104.548.054	172	15722,5	210.454.805,40
INTERRUPT	15939	95 4963	3 39654	6792	1.082.746.418	226	15939,5	108.274.641,80
TIMEINGUEST	31662	20 163	3 356454	47376	15.000.203.563	1230	31662	1.500.020.356,30
DESCHEDULED		2 7036	5 7036	7036	14072	0	0,2	1.407,20



### **KVM Benchmark Considerations**



- VM scaling
- Clustering

?

- QEMU threads affinity
- CPU scaling
- Idle/busy host
- Reproducibility
- Interrupt affinity



## **Testing Methodology and Analysis Tools**

- Benchmarks
  - Coremark
  - Lmbench
- Analysis tools
  - Exit timing measurements
  - Perf counters (hardware counters)
- Platform
  - LS2080 QorlQ hardware




#### Coremark

- Microbenchmark
- Core centric



#### **Coremark – Results**


guest/native [%]



64b CoreMark /MHz - virtualized

LXC ■KVM

#### 64b CoreMark /MHz - 2VM vs 1VM



LXC ■KVM




## **CoreMark – Concurrent VMs**

Oversubscription

- Host: 2 CoreMark processes run on the same CPU
- Guest: 2 VMs (VCPUs) running on the same CPUs, each running a CoreMark instance on the same CPU

guest/native [%]

64b CoreMark /MHz - guest vs native





### LMbench


- Synthetic microbenchmark
  - Bandwidth benchmarks
    - Memory bandwidth
    - IPC bandwidth
    - Cached I/O bandwidth

- Latency benchmarks
  - -Memory read
  - Signal handling
  - Processes creation
  - Context switch
  - Interprocess communication
  - File system




#### LMBench – Communication Bandwidth

guest/native [%]




#### File read bandwidth




Read open2close bandwidth

Mmap read open2close bandwidth




#### LMBench – Memory Bandwidth

guest/native [%]




#### Memory read bw




#### Memory write bw

#### Memory partial read/write bandwidth






## LMBench – Context Switching sub-benchmark






#### LMBench – Context Switching Latency

#### guest/native [%]




#### size = 0K (balanced)


size = 0K (unique)




#### LMBench – Context Switching Latency – Scaling


guest/native [%]









## **Context Switch Latency Distribution**








### Memory Load Latency – VM vs. Native



#### Memory load latency - linear







## CONCLUSIONS



#### Conclusions

- For core related benchmarks the performance is good as there are very few exits
- The overhead sources are: guest exits caused especially by IPI and interrupt emulation
  - Performance improved by redesigning the GIC distributor emulation
- Memory related benchmark do not show important overhead in the virtualized environment
  - The number of page table levels does not have a significant impact





## SECURE CONNECTIONS FOR A SMARTER WORLD

#### ATTRIBUTION STATEMENT

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, CoolFlux, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE, MIFARE Classic, MIFARE DESFire, MIFARE Plus, MIFARE Flex, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TrenchMOS, UCODE, Freescale, the Freescale logo, AltiVec, C 5, CodeTEST, CodeWarrior, ColdFire+, C Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorlQ, QorlQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. ARM, AMBA, ARM Powered, Artisan, Cortex, Jazelle, Keil, SecurCore, Thumb, TrustZone, and µVision are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. ARM7, ARM9, ARM11, big.LITTLE, CoreLink, CoreSight, DesignStart, Mali, mbed, NEON, POP, Sensinode, Socrates, ULINK and Versatile are trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. © 2015–2016 NXP B.V.