



| FTF 2016
TECHNOLOGY FORUM

HARDWARE AND THERMAL DESIGN WITH SCM

FTF-DES-N1991

HAKU SATO
SR. SYSTEM ARCHITECT
FTF-DES-N1991
MAY 17, 2016



PUBLIC USE



AGENDA

- PCB Design For Success
 - Materials and Impact onto Thermal Behavior and Signal Integrity
 - Component Selections (Capacitors)
 - General Routing Rules and Common Mistakes
 - Copper Thickness
- Power Routing
 - Sources of Noise
 - Noise Ripple Reduction Strategy
- Thermal Management
- 6SX Breakout Example


Myth #1: PCB Material Does Not Matter if Layout is Done Right

- PCB material selection is extremely important, especially for the systems with high speed routing
- Capacitive loading
 - $Q = CV$
 - $C = (\epsilon * A)/d$
- Signal propagation delay
 - $tpd = \sqrt{\epsilon_r}/c$
 - Where c is the speed of light: approx. $3 * 10^8$ m/s
 - ϵ_r is the relative permittivity constant ($\epsilon_r = \epsilon_{material}/\epsilon_0$ where ϵ_0 is free space permittivity or $8.85 * 10^{-12}$ F/m)
 - ϵ_r for free space is approximately 1. ($8.85 * 10^{-12} / 8.85 * 10^{-12}$)
- Wrong material choice affects the performance of the board!!!

Material	Tg	Permittivity (Dk or ϵ_r)				Loss Tangent (Df)			
		Dk@100MHz	Dk@1GHz	Dk@5GHz	Dk@10GHz	Df@100MHz	Df@1GHz	Df@5GHz	Df@10GHz
FR4	130	4.8	4.34	-	-	0.008	-	0.008	-
FR408	180	3.69	3.66	3.67	3.65	0.0094	0.0117	0.0127	0.0125
370HR	180	4.24	4.17	3.92	3.92	0.0150	0.0161	0.0250	0.0250
TU-768	190	-	4.4	4.3	4.3	-	0.019	0.021	0.023
S1141	140	4.6	4.6	-	-	0.015	-	-	-

Myth #2: PCB Layout Design to Meet the Fastest Clock Frequency

- Clock frequency only refers to the fundamental frequency. Does not take in considerations of the higher spectrum frequencies.
- Square waves consist of the fundamental frequencies and the odd partials (overtones).
 - Combination of the frequencies up to 5th or 7th partials must be taken into consideration



- Slew rate is affected by the number of partials present in the signal.
- BW = $0.35/RT$






Myth #2: PCB Layout Design to Meet the Fastest Clock Frequency (Cond.)

- How long can my trace be for slew rate of 0.5ns?
 - Assuming propagation delay of 0.18ps/mil
- The characteristics of PCB material
- Length matching:
 - Clock must always be the longest of all traces
 - Tolerance depends on the clock speed and slew rate

Myth #3: Capacitor Value is Guaranteed Within Operating Range

- Selecting capacitor values solely on capacitance and ESR will cause design issues
- Capacitance vary dramatically within operating parameter ranges
- You must take in account for:
 - Frequency response / impedance
 - ESR
 - Materials affect the ESR. X5R, X5S, X7R, etc
 - Voltage rating / DC bias
 - Effective capacitance drop significantly as nominal DC voltage reach closer to rated voltage
 - Always choose 3x the nominal voltage rail
 - Temperature
 - As the temperature approaches the maximum, effective capacitance drops

22uF X5R Capacitor Parameter Examples



Effects of Choosing <3x DC Voltage Rating

- Nominal voltage @ 3.15V with 22uF
6.3V
 - Reactance calculation: $Xc = 1/(wC)$
 - Nominally 22uF reactance is the lowest at approximately 1MHz
 - DC bias voltage of 3.15V lowers the effective capacitance to 11uF.
- Higher temperature lowers the effective capacitance.
- The bulk capacitor may be less than half of the rated capacitance!!

Frequency	Xc nominal capacitance (22uF)	Xc Derated capacitance (11uF)
1	7234.529	14469.06
10	723.4529	1446.906
100	72.34529	144.6906
1kHz	7.234529	14.46906
10kHz	0.723453	1.446906
100kHz	0.072345	0.144691
1MHz	0.007235	0.014469

Reference Used



- ANSI / IPC-2221
 - Title:
 - Published:
- ANSI / IPC-2222
 - Title: Sectional Design Standard for Rigid Organic Printed Boards
 - Published: Feb. 1998
- TDK corporation's capacitor selection page
 - <http://www.tdk.com/capacitors.php>
- a

THERMAL CONSIDERATIONS FOR SCM-IMX6D




Thermal Measurements (Discrete vs SCM)

CODE RUNNING
HDMI , LVDS, MemTest



SCM6D running on a 14 Layer
HVB running at 800MHz



Discrete iMX6DQ with SoDIMM DDR3,
8 Layer, running at 1GHz

Thermal Profile

SCM
FO-WLP thermal

Parameter Description	Test Condition	Symbol	Value	Unit
Junction to Ambient ^{1,6}	Single-layer board (1s); natural convection ²	$R_{\theta JA}$	36.5	°C/W
	Four-layer board (2s2p); natural convection ²	$R_{\theta JA}$	19.9	°C/W
Junction to Ambient ^{1,6} Forced Convection	Single-layer board (1s); air flow 200ft/min ³	$R_{\theta JMA}$	27.7	°C/W
	Four-layer board (2s2p); air flow 200ft/min ³	$R_{\theta JMA}$	16.1	°C/W
Junction to Board ^{1,4,6}	-	$R_{\theta JB}$	6.6	°C/W
Junction to top characterization parameter ^{1,5,6}	-	Ψ_{JT}	2.9	°C/W

i.MX6DQ
FCPBGA thermal

Thermal Parameter	Test Conditions	Symbol	Value	Unit
Junction to Ambient ¹	Single-layer board (1s); natural convection ²	$R_{\theta JA}$	31	°C/W
	Four-layer board (2s2p); natural convection ²	$R_{\theta JA}$	22	°C/W
Junction to Ambient ¹	Single-layer board (1s); air flow 200 ft/min ³	$R_{\theta JMA}$	24	°C/W
	Four-layer board (2s2p); air flow 200 ft/min ³	$R_{\theta JMA}$	18	°C/W
Junction to Board ^{1,4}	—	$R_{\theta JB}$	12	°C/W
Junction to Case (top) ^{1,5}	—	$R_{\theta JCtop}$	<0.1	°C/W

$R_{\theta JB}$ is a significant contributor in thermal resistance reduction
Higher board layer lowers the thermal resistance

R_{θJB} Comparison (SCM vs. FCPBGA)




Table 3. Comparison of “ $R_{\theta JB}$ ” Layer

SCM (FO-WLP)			FCPBGA		
$R_{\theta JB}$ Layer	Thickness (μm)	Thermal Cond. (W/m-K)	$R_{\theta JB}$ Layer	Thickness (μm)	Thermal Cond. (W/m-K)
RDL (Cu, dielectric)	100	400, < 1.0	Bump (Cu, UF)	100	400, < 1.0
			Substrate	500	< 0.5

Thermal Conductivity of the Package Components

- Thermal conductivity equation
 - $q/A = (k \cdot dT)/s$
 - Where ' q/A ' is the heat transfer per unit area (W/m^2)
 - Where ' k ' is the thermal conductivity (W/mK)
 - Where ' dT ' is the temperature difference (deg C)
 - Where ' s ' is the thickness
- Copper (400W/mK) will yield: 320,000,000 W/m^2
- Substrate (<0.5W/mK) will yield: 80,000 W/m^2 Insulates heat!!
- SCM package without substrate shows superior heat conduction...
- PCB employing SCM must consider thermal design

Table 3. Comparison of " $R_{\Theta JB}$ " Layer

SCM (FO-WLP)			FCPBGA		
$R_{\Theta JB}$ Layer	Thickness (μm)	Thermal Cond. (W/m-K)	$R_{\Theta JB}$ Layer	Thickness (μm)	Thermal Cond. (W/m-K)
RDL (Cu, dielectric)	100	400, < 1.0	Bump (Cu, UF)	100	400, < 1.0
			Substrate	500	< 0.5


Thermal Conductivity of the PCB Stack up

Material	Thermal conductivity K(W/mK)	Thermal conductivity K((W/inK)
Copper	355	9
Air	0.0275	0.0007
Solder	39	0.98985
FR4	0.25	0.0064
370HR	0.4	0.010
Solder mask	0.21	0.0054

- Thermal conductivity equation
 - $q/A = (k * dT)/s$
 - Where 'q/A' is the heat transfer per unit area (W/m^2)
 - Where 'k' is the thermal conductivity (W/mK)
 - Where 'dT' is the temperature difference (deg C)
 - Where 's' is the thickness
- Theta (q) or thermal resistance of the materials can be determined by:
 - $q = \text{length} / (k * \text{area})$
 - Where k is the thermal conductivity (W/mK) or (W/inK). We are using (W/inK) for this example
 - We are using 1sq-in of PCB space for this example
 - Length can be the thickness of copper or the lateral distance from the heat.
 - Vertical heat conduction -> top side to bottom side
 - Lateral heat conduction -> same plane, lateral heat conduction about the cross section

EVB Layer Stack

Name	Type	Material	Thickness (MIL)	C/W vertical	C/W lateral
TOP	DIELECTRIC	TAIYO4000_SOLDERMK	0.5	0.092592593	370370.3704
	CONDUCTOR	3/8OZ_COPPER_PLATED	1.7	0.000188889	65.35947712
L2_GND_1	DIELECTRIC	370HR	3	0.3	33333.33333
	PLANE	3/8OZ_COPPER	1	0.000111111	111.1111111
L3_INT_1	DIELECTRIC	370HR-2GHZ	4.8	0.48	20833.33333
	CONDUCTOR	1OZ_COPPER	1.5	0.000166667	74.07407407
L4_PWR_1	DIELECTRIC	370HR-2GHZ	8.6	0.86	11627.90698
	PLANE	1/2OZ_COPPER	0.6	6.66667E-05	185.1851852
L5_INT_2	DIELECTRIC	370HR	5	0.5	20000
	CONDUCTOR	1/2OZ_COPPER	0.6	6.66667E-05	185.1851852
L6_PWR_2	DIELECTRIC	370HR	4.9	0.49	20408.16327
	PLANE	1OZ_COPPER	1.2	0.000133333	92.59259259
L7_PWR_3	DIELECTRIC	370HR	3	0.3	33333.33333
	PLANE	1OZ_COPPER	1.2	0.000133333	92.59259259
L8_INT_3	DIELECTRIC	370HR	4.9	0.49	20408.16327
	CONDUCTOR	1/2OZ_COPPER	0.6	6.66667E-05	185.1851852
L9_GND_3	DIELECTRIC	370HR	5	0.5	20000
	PLANE	1/2OZ_COPPER	0.6	6.66667E-05	185.1851852
L10_INT_4	DIELECTRIC	370HR	8.6	0.86	11627.90698
	CONDUCTOR	1OZ_COPPER	1.5	0.000166667	74.07407407
L11_GND_4	DIELECTRIC	370HR-2GHZ	4.8	0.48	20833.33333
	PLANE	3/8OZ_COPPER	1	0.000111111	111.1111111
BOTTOM	DIELECTRIC	3_8OZ_COPPER	3	0.3	33333.33333
	CONDUCTOR	TAIYO4000_SOLDERMK	0.5	0.092592593	370370.3704



QWKS-Board rev0 vs rev1/rev2

Rev 0 : 12 Layers

LAY_28807.BRD

Name	Type	Material	Thickness (MIL)	C/W vertical	C/W lateral
TOP	DIELECTRIC	TAIYO4000_SOLDERMK	0.5	0.092592593	370370.3704
	CONDUCTOR	3/8OZ_COPPER_PLATED	1.7	0.000188889	65.35947712
L2_GND_1	DIELECTRIC	370HR	3	0.3	33333.33333
	PLANE	3/8OZ_COPPER	1	0.000111111	111.1111111
L3_INT_1	DIELECTRIC	370HR-2GHZ	4.8	0.48	20833.33333
	CONDUCTOR	1OZ_COPPER	1.5	0.000166667	74.07407407
L4_PWR_1	DIELECTRIC	370HR-2GHZ	8.6	0.86	11627.90698
	PLANE	1/2OZ_COPPER	0.6	6.66667E-05	185.1851852
L5_INT_2	DIELECTRIC	370HR	5	0.5	20000
	CONDUCTOR	1/2OZ_COPPER	0.6	6.66667E-05	185.1851852
L6_PWR_2	DIELECTRIC	370HR	4.9	0.49	20408.16327
	PLANE	1OZ_COPPER	1.2	0.000133333	92.59259259
L7_PWR_3	DIELECTRIC	370HR	3	0.3	33333.33333
	PLANE	1OZ_COPPER	1.2	0.000133333	92.59259259
L8_INT_3	DIELECTRIC	370HR	4.9	0.49	20408.16327
	CONDUCTOR	1/2OZ_COPPER	0.6	6.66667E-05	185.1851852
L9_GND_3	DIELECTRIC	370HR	5	0.5	20000
	PLANE	1/2OZ_COPPER	0.6	6.66667E-05	185.1851852
L10_INT_4	DIELECTRIC	370HR	8.6	0.86	11627.90698
	CONDUCTOR	1OZ_COPPER	1.5	0.000166667	74.07407407
L11_GND_4	DIELECTRIC	370HR	4.8	0.48	20833.33333
	PLANE	3/8OZ_COPPER	1	0.000111111	111.1111111
BOTTOM	DIELECTRIC	370HR-2GHZ	3	0.3	33333.33333
	CONDUCTOR	3_8OZ_COPPER	1.7	0.000188889	65.35947712
	DIELECTRIC	TAIYO4000_SOLDERMK	0.5	0.092592593	370370.3704

Rev 1/Rev 2 : 6 Layers

LAY_28927.BRD

Name	Type	Material	Thickness (MIL)	C/W vertical	C/W lateral
TOP	DIELECTRIC	TAIYO4000_SOLDERMK	0.7	0.12962963	264550.2646
	CONDUCTOR	2OZ_COPPER_PLATED	2.2	0.000244444	50.50505051
L2_GND_1	DIELECTRIC	370HR	4.5	0.45	22222.22222
	PLANE	1OZ_COPPER	1.3	0.000144444	85.47008547
L3_INT_1	DIELECTRIC	370HR-2GHZ	4	0.4	25000
	CONDUCTOR	1OZ_COPPER	1.3	0.000144444	85.47008547
L4_INT_2	DIELECTRIC	370HR-2GHZ	35	3.5	2857.142857
	PLANE	1OZ_COPPER	1.3	0.000144444	85.47008547
L5_PWR	DIELECTRIC	370HR	4	0.4	25000
	CONDUCTOR	1OZ_COPPER	1.3	0.000144444	85.47008547
BOTTOM	DIELECTRIC	370HR	4.5	0.45	22222.22222
	CONDUCTOR	2OZ_COPPER	2.2	0.000244444	50.50505051
	DIELECTRIC	TAIYO4000_SOLDERMK	0.7	0.12962963	264550.2646

Through Hole

- Through hole via thermal characteristics
- $q = L/(k * \pi * (r_1^2 - r_0^2))$
- 18RD8 via is: 219 C/W
- Comparing this to one via, conduction of the PCB without via is approximately
 - $q = \text{thickness}/(k * W*L) = 0.062\text{in} / (0.01 * 1\text{in} * 1\text{in}) = 6.2 \text{C/W}$ for 1sq inch
 - Heat is concentrated on each switcher
 - 3balls x 2balls (1.95mm x 1.3mm) is the thermal area of SW1A = $77\text{mil} * 51\text{mil} = 0.003927 \text{in}^2$
 - If there were only dielectric and no via underneath: $6.2\text{C/W in}^2 / 0.003927 \text{in}^2 = 1578.8\text{C/W}$
 - One 18RD8 via will provide 219 C/W of thermal resistance
 - Multiple vias will make the heat dissipation more efficient:
 - 2 parallel halves the thermal resistance
 - 4 clusters will be the quarter of the single thermal resistance




SCM-i.MX6DQ: Thermal Via Placement Recommendation



AE1	AD1	AC1	AB1	AA1	Y1	W1	V1	U1	T1	R1	P1	N1	M1	L1	K1	J1	H1	G1	F1	E1	D1	C1	B1	A1
AE2	AD2	AC2	AB2	AA2	Y2	W2	V2	U2	T2	R2	P2	N2	M2	L2	K2	J2	H2	G2	F2	E2	D2	C2	B2	A2
AE3	AD3	AC3	AB3	AA3	Y3	W3	V3	U3	T3	R3	P3	N3	M3	L3	K3	J3	H3	G3	F3	E3	D3	C3	B3	A3
AE4	AD4	AC4	AB4	AA4	Y4	W4	V4	U4	T4	R4	P4	N4	M4	L4	K4	J4	H4	G4	F4	E4	D4	C4	B4	A4
AE5	AD5	AC5	AB5	AA5	Y5	W5	V5	U5	T5	R5	P5	N5	M5	L5	K5	J5	H5	G5	F5	E5	D5	C5	B5	A5
AE6	AD6	AC6	AB6	AA6	Y6	W6	V6	U6	T6	R6	P6	N6	M6	L6	K6	J6	H6	G6	F6	E6	D6	C6	B6	A6
AE7	AD7	AC7	AB7	AA7	Y7	W7	V7	U7	T7	R7	P7	N7	M7	L7	K7	J7	H7	G7	F7	E7	D7	C7	B7	A7
AE8	AD8	AC8	AB8	AA8	Y8	W8	V8	U8	T8	R8	P8	N8	M8	L8	K8	J8	H8	G8	F8	E8	D8	C8	B8	A8
AE9	AD9	AC9	AB9	AA9	Y9	W9	V9	U9	T9	R9	P9	N9	M9	L9	K9	J9	H9	G9	F9	E9	D9	C9	B9	A9
AE10	AD10	AC10	AB10	AA10	Y10	W10	V10	U10	T10	R10	P10	N10	M10	L10	K10	J10	H10	G10	F10	E10	D10	C10	B10	A10
AE11	AD11	AC11	AB11	AA11	Y11	W11	V11	U11	T11	R11	P11	N11	M11	L11	K11	J11	H11	G11	F11	E11	D11	C11	B11	A11
AE12	AD12	AC12	AB12	AA12	Y12	W12	V12	U12	T12	R12	P12	N12	M12	L12	K12	J12	H12	G12	F12	E12	D12	C12	B12	A12
AE13	AD13	AC13	AB13	AA13	Y13	W13	V13	U13	T13	R13	P13	N13	M13	L13	K13	J13	H13	G13	F13	E13	D13	C13	B13	A13
AE14	AD14	AC14	AB14	AA14	Y14	W14	V14	U14	T14	R14	P14	N14	M14	L14	K14	J14	H14	G14	F14	E14	D14	C14	B14	A14
AE15	AD15	AC15	AB15	AA15	Y15	W15	V15	U15	T15	R15	P15	N15	M15	L15	K15	J15	H15	G15	F15	E15	D15	C15	B15	A15
AE16	AD16	AC16	AB16	AA16	Y16	W16	V16	U16	T16	R16	P16	N16	M16	L16	K16	J16	H16	G16	F16	E16	D16	C16	B16	A16
AE17	AD17	AC17	AB17	AA17	Y17	W17	V17	U17	T17	R17	P17	N17	M17	L17	K17	J17	H17	G17	F17	E17	D17	C17	B17	A17
AE18	AD18	AC18	AB18	AA18	Y18	W18	V18	U18	T18	R18	P18	N18	M18	L18	K18	J18	H18	G18	F18	E18	D18	C18	B18	A18
AE19	AD19	AC19	AB19	AA19	Y19	W19	V19	U19	T19	R19	P19	N19	M19	L19	K19	J19	H19	G19	F19	E19	D19	C19	B19	A19
AE20	AD20	AC20	AB20	AA20	Y20	W20	V20	U20	T20	R20	P20	N20	M20	L20	K20	J20	H20	G20	F20	E20	D20	C20	B20	A20

Geometrical Model

Cross Section – Z plane



RCP Package LPDDR2 Custom Board




ThetaJA Env


Total power dissipation = **2.96 W**

	Active (W)	Idle (W)
PF0100	1.13	0.3
NOR	0.086	0.002
LPDDR2	0.496	0.088
iMX6	1.25	0.208
Total	2.962	0.51


Steady State Results – 6 Layer (Rev X1)





Board Top Layer Temperature Contour



Natural Convection (Pkg + Board)




RDL Top Layer



RDL Bottom Layer


EVB Steady State Results



- Board Center (Just Under Package) ~ **70.1** degC
- LPDDR2 (Max temperature of 4 dies) ~ **72** degC
- Die iMX6_DL ~ **78.3** degC
- Die PF100 ~ **81.8** degC
- Die SPI_NP25Q ~ **60.3** degC
 - Simplistic assumption for RCP substrate based on earlier models & Jedec 2s2p board (100x100x1.6 mm) used.

Ambient temperature ~ **20** degC

Steady State Results – 12 layer (Rev 0)




- Board Center (Just Under Package) ~ **70.23** C
- Board Center Bottom Center ~ **63.65** C
- LPDDR2 (Max temperature of 4 dies) ~ **74.07** C
- Case Top (LPDDR) ~ **74.0** C
- Die iMX6 ~ **73.45** C
- Die PFUSE ~ **88.0** C
- Die NOR ~ **66.8** C

Total power dissipation =
2.96 W (peak)

Ambient temperature ~ **20** C

Detailed ECAD model both for RCP and board used

Steady State Results – 6 layer (Rev 1)




- Board Center (Just Under Package) ~ **69.4 C**
- Board Center Bottom Center ~ **65.12 C**
- LPDDR2 (Max temperature of 4 dies) ~ **73.8 C**
- Case Top (LPDDR) ~ **73.7 C**
- Die iMX6 ~ **75.2 C**
- Die PFUSE ~ **105.0 C**
- Die NOR ~ **65.3 C**

Total power dissipation =
2.96 W (peak)

Ambient temperature ~ **20 C**

Detailed ECAD model both for RCP and board used

Steady State Results – 6 layer (Rev 2)



- Board Center (Just Under Package) ~ **68.6** C
 - Board Center Bottom Center ~ **65.9** C
 - LPDDR2 (Max temperature of 4 dies) ~ **72.3** C
 - Case Top (LPDDR) ~ **72.2** C
 - Die iMX6 ~ **71.2** C
 - Die PFUSE ~ **81.2** C
 - Die NOR ~ **64.5** C
- Total power dissipation =
2.96 W (peak)
- Ambient temperature ~ **20** C

Detailed ECAD model both for RCP and board used

Thermal Design Guideline

- Allocate enough plated through vias around PMIC and IMX6D's GND and power balls.
- Use as many layers as possible.
- If lower count layer board stack up is desired, use 1OZ copper for Power and GND plane to alleviate thermal dissipation
- Layout with good power and GND plane for good heat conduction and dissipation.



SECURE CONNECTIONS
FOR A SMARTER WORLD

ATTRIBUTION STATEMENT

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, CoolFlux, EMBRACE, GREENCHIP, HITAG, I2C BUS,ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE Classic, MIFARE DESFire, MIFARE Plus, MIFARE FleX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TrenchMOS, UCODE, Freescale, the Freescale logo, AltiVec, C 5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. ARM, AMBA, ARM Powered, Artisan, Cortex, Jazelle, Keil, SecurCore, Thumb, TrustZone, and μ Vision are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. ARM7, ARM9, ARM11, big.LITTLE, CoreLink, CoreSight, DesignStart, Mali, mbed, NEON, POP, Sensinode, Socrates, ULINK and Versatile are trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. © 2015–2016 NXP B.V.