



# Microcontroller Aware Hardware Design

June 2015, Freescale Technology Forum

Ben Jordan, Product Manager, Altium.

**Altium.** | **TASKING.**



First, a story...





At 259,000 Km





What to do?





89.9.20  
049



D151801-9043  
76C40P-0120  
801071

IC701

IC601

IC502

IC101

IC401

I12031-0120

105K100  
MCC H

2501678





Throttle  
Position



Torque/  
Speed





ADC


PWM

Throttle  
Position

→ Torque/  
Speed



# With Great Power Comes Great Complexity



# With Great Power Comes Great Complexity




# With Great Power Comes Great Complexity

Typical systems now consist of many inputs and control signals:

- Several ADC Channels for Throttle, MAP, Airflow, Oxygen, Temperature, Altitude Pressure, Pedal, Fuel Pressure, etc.
- Several Schmitt / Digital inputs for Speed, Gear, Vane-type Airflow, etc.
- Multiple PWM Channels and Timers for Injection control (esp. multi-point), Fuel Pump, Transmission and more...
- Inputs from other vehicle systems such as ABS, Gear Selector, Security, Air-Bag, Collision Detect/Avoidance.

# Configurable Devices

The Humble Microcontroller and its GPIO pin...



# Configurable Devices


...is not so humble any more!

Table 8. Pin muxing (continued)

Port Pin	SIUL2 MSCR/ IMCR Number	MSCR/ IMCR SSS Value <sup>1</sup>	Signal	Module	Short Signal Description	Dir	LQFP144	BGA257
A[3]	MSCR[3]	0000 (Default)	GPIO[3]	SIUL2-GPIO[3]	General Purpose IO A[3]	I/O	92	G15
		0001	ETC3	eTimer_0	eTimer_0 Input/Output Data Channel 3	I/O		
		0010	CS0	DSPI2	DSPI 2 Peripheral Chip Select 0	I/O		
		0011	B3	FlexPWM_0	FlexPWM_0 Channel B Input/Output 3	I/O		
		0100-1111	—	Reserved	—	—		
	IMCR[171]	0000 (Default)	ABS2	MC_RGM	RGM external boot mode 2	I		
	IMCR[62]	0010	ETC3	eTimer_0	eTimer_0 Input Data Channel 3	I/O		
	IMCR[49]	0001	CS0	DSPI2	DSPI 2 Peripheral Chip Select 0	I/O		
	IMCR[98]	0001	B3	FlexPWM_0	FlexPWM_0 Channel B Input/Output 3	I/O		
	IMCR[176]	0001	REQ3	SIUL2	SIUL2 External Interrupt Source 3	I		



# ...With Great Power Comes Great Complexity



# Configurable Devices

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
A	VSS_HV_IO	VSS_HV_IO	A[14]	A[9]	D[3]	JCOMP	H[12]	C[15]	VDD_HV_IO	I[3]	E[13]	J[1]	F[15]	H[13]	F[13]	VSS_HV_IO	VSS_HV_IO
B	VSS_HV_IO/VSS_LV_COR	VDD_HV_IO	F[3]	D[2]	B[6]	F[0]	D[4]	D[0]	VSS_HV_IO	E[14]	A[10]	B[3]	H[9]	C[10]	J[3]	VDD_HV_IO	VSS_HV_IO
C	I[15]	J[0]	VSS_HV_IO	FCCU_F[1]	A[13]	I[0]	H[10]	E[15]	H[11]	I[14]	J[2]	B[2]	H[6]	B[1]	VSS_HV_IO	B[0]	H[15]
D	A[6]	I[7]	A[15]	C[6]	N/C	EXT_POR_B	A[12]	VDD_HV_IO	VSS_HV_IO	A[11]	I[2]	F[14]	J[4]	VDD_HV_IO	VPP_TEST	A[4]	F[12]
E	F[4]	F[6]	D[1]	NMI_B										N/C	C[13]	G[3]	D[14]
F	F[5]	H[7]	H[5]	H[4]		VDD_LV_COR	VDD_LV_COR	VDD_LV_COR	VDD_LV_COR	VDD_LV_COR	VDD_LV_COR	VDD_LV_COR		C[14]	D[12]	G[4]	G[2]
G	MDO0	VDD_HV_IO	C[5]	A[7]		VDD_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VDD_LV_COR		B[4]	A[3]	J[8]	G[6]
H	A[8]	VSS_HV_IO	C[4]	A[5]		VDD_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VDD_LV_COR		G[12]	TMS	VDD_HV_FL	TCK
J	C[7]	I[4]	F[8]	F[7]		VDD_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VDD_LV_COR		G[13]	H[1]	VDD_LV_NEXUS	B[5]
K	J[9]	F[10]	F[9]	I[8]		VDD_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VDD_LV_COR		G[15]	H[0]	VSS_LV_NEXUS	J[10]
L	H[8]	F[11]	I[9]	D[8]		VDD_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VDD_LV_COR		A[2]	G[14]	N/C	J[11]
M	VDD_HV_OSC	VDD_HV_IO	I[10]	D[5]		VDD_LV_COR	VDD_LV_COR	VDD_LV_COR	VDD_LV_COR	VDD_LV_COR	VDD_LV_COR	VDD_LV_COR		C[12]	I[6]	G[7]	G[5]
N	XTAL	VSS_HV_IO	D[9]	VSS_LV_PLL										G[8]	I[5]	VDD_LV_LFAST	VSS_LV_LFAST
P	VSS_HV_OSC	RESET_B	D[6]	VDD_LV_PLL	I[12]	I[13]	B[8]	J[5]	J[6]	J[7]	B[14]	A[0]	H[14]	G[9]	N/C	C[11]	D[11]
R	EXTAL	FCCU_F[0]	VSS_HV_IO	D[7]	B[7]	E[6]	VDD_HV_ADRE0	B[10]	VDD_HV_ADRE1	B[13]	B[15]	C[0]	BCTRL	N/C	VSS_HV_IO	D[10]	G[10]
T	VSS_HV_IO	VDD_HV_IO	I[1]	C[1]	E[5]	E[7]	VSS_HV_ADRE0	B[11]	VSS_HV_ADRE1	VDD_HV_ADV	E[10]	E[12]	E[0]	A[1]	G[11]	VDD_HV_IO	VSS_HV_IO
U	VSS_HV_IO	VSS_HV_IO	I[11]	E[4]	C[2]	E[2]	B[9]	B[12]	VSS_HV_ADV	E[9]	E[11]	N/C	N/C	VDD_HV_PMU/IO	N/C	VSS_HV_IO	VSS_HV_IO

How can we manage the complexity?

# Configurable Devices

The microcontroller IDE allows us to visually map these IO functions and peripherals to the device pins.

# IDE Pin Configuration

TASKING Pin Mapper - myproject/myproject.pincfg - MPC Eclipse IDE vx.yrz

File Edit Navigate Search Project Debug Pin Mapper Window Help

myproject.pincfg

## TASKING Pin Mapper - MPC574xP / MAPBGA257

### Pin Selection

type filter text

- Ports
- Peripherals
- Other Pins

### Pin Configuration

Use tag: type new tag

### Pin Conflicts

0 items

Description	Module	Pin	Location

### Package

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
A	VSS_HV_IO	VSS_HV_IO	A[14]	A[9]	D[3]	JCOMP	H[12]	C[15]	VDD_HV_IO	E[1]	E[13]	A[1]	F[16]	H[13]	F[13]	VSS_HV_IO	VSS_HV_IO
B	VSS_LV_IOVDD_LV_COR	VDD_HV_IO	F[3]	D[2]	B[4]	F[2]	D[4]	D[2]	VSS_HV_IO	E[14]	A[10]	B[3]	H[4]	C[10]	J[3]	VDD_HV_IO	VSS_HV_IO
C	E[15]	J[2]	VSS_HV_IO	FCCU_F[1]	A[13]	H[1]	H[10]	E[15]	H[11]	E[14]	J[2]	B[2]	H[4]	B[1]	VSS_HV_IO	B[0]	H[15]
D	A[8]	F[7]	A[15]	C[1]	NC	EXT_POR_B	A[12]	VDD_HV_IO	VSS_HV_IO	A[11]	I[2]	F[14]	J[4]	VDD_HV_IO	VPP_TEST	A[4]	F[12]
E	F[4]	F[5]	D[1]	NMI_B										NC	C[13]	G[3]	D[14]
F	F[9]	H[7]	H[5]	H[4]		VDD_LV_COR	VDD_LV_COR	VDD_LV_COR	VDD_LV_COR	VDD_LV_COR	VDD_LV_COR	VDD_LV_COR		C[14]	D[12]	G[4]	G[2]
G	MDC0	VDD_HV_IO	C[5]	A[7]		VDD_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VDD_LV_COR		B[4]	A[3]	J[0]	G[6]
H	A[8]	VSS_HV_IO	C[4]	A[6]		VDD_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VDD_LV_COR		G[12]	TMS	VDD_HV_FLTA	TCK
J	C[7]	I[4]	F[8]	F[7]		VDD_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VDD_LV_COR		G[13]	H[1]	VDD_LV_NEXUS	B[5]
K	J[3]	F[10]	F[9]	I[8]		VDD_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VDD_LV_COR		G[15]	H[0]	VSS_LV_NEXUS	J[10]
L	H[8]	F[11]	I[9]	D[8]		VDD_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VDD_LV_COR		A[2]	G[14]	NC	J[11]
M	VDD_HV_OSC	VDD_HV_IO	I[10]	D[5]		VDD_LV_COR	VDD_LV_COR	VDD_LV_COR	VDD_LV_COR	VDD_LV_COR	VDD_LV_COR	VDD_LV_COR		C[12]	I[0]	G[7]	G[5]
N	XTAL	VSS_HV_IO	D[9]	VSS_LV_PLL										G[1]	I[5]	VDD_LV_UFAST	VSS_LV_UFAST
P	VSS_HV_OSC	RESET_B	D[6]	VDD_LV_PLL	I[12]	I[13]	B[8]	J[5]	J[6]	J[7]	B[14]	A[0]	H[14]	G[9]	NC	C[11]	D[11]
R	EXTAL	FCCU_F[2]	VSS_HV_IO	D[7]	B[7]	E[6]	VDD_HV_ADRE0	B[14]	VDD_HV_ADRE1	B[13]	B[15]	C[0]	BCTRL	NC	VSS_HV_IO	D[10]	G[10]
T	VSS_HV_IO	VDD_HV_IO	I[1]	C[1]	E[5]	E[7]	VSS_HV_ADRE0	B[11]	VSS_HV_ADRE1	VDD_HV_ADV	E[10]	E[12]	E[0]	A[1]	G[11]	VDD_HV_IO	VSS_HV_IO
U	VSS_HV_IO	VSS_HV_IO	I[11]	E[4]	C[2]	E[2]	B[9]	B[12]	VSS_HV_ADV	E[9]	E[11]	NC	NC	VDD_HV_PMLD0	NC	VSS_HV_IO	VSS_HV_IO


MAPBGA 257 (Top View)

Connection status: ■ Error ■ Warning ■ Ok

# Pin Configuration in the PCB Design

How can we manage this complexity for good PCB Design?

The traditional approaches:



# Pin Configuration in the PCB Design

How can we manage this complexity for good PCB Design?

The traditional approaches:

- Traditional SCH/PCB leads to frustration:
  - Application Notes
  - Data Sheet Paranoia
- Poorly defined Pin Configuration is almost never correctly implemented in hardware design.
- Poor PCB layout can cause unwanted pin configurations for microcontroller.
- Hardware design rounds up requiring software other bugs, delaying software release.
  - Generate Spreadsheet
  - Script-Jockey a Header File
- IDE difficulty in integrating user-generated headers with startup code.
  - Can complete like scribbles
- Driver Dev.
- Find HW issues
- Converge on PCB Design

# Introduction to the TASKING Pin Mapper

The TASKING Pin Mapper will accelerate:

- Peripheral IO Selections
- Conflict Resolution
- Pin and Port Symbolic Naming
- Peripheral and GPIO wrappers generation
- PCB / Hardware design.

# Introduction to the TASKING PinMapper

TASKING Pin Mapper - myproject/myproject.pincfg - MPC Eclipse IDE vx.yrz

File Edit Navigate Search Project Debug Pin Mapper Window Help

myproject.pincfg

## TASKING Pin Mapper - MPC574xP / MAPBGA257

**Pin Selection** | **Pin Configuration**

type filter text | Use tag: type new tag

- Ports
- Peripherals
- Other Pins

**Pin Conflicts**

0 items

Description	Module	Pin	Location

Package

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
A	VSS_HV_IO	VSS_HV_IO	A[14]	A[9]	D[3]	JCOMP	H[12]	C[15]	VDD_HV_IO	E[1]	E[13]	A[1]	F[16]	H[13]	F[13]	VSS_HV_IO	VSS_HV_IO
B	VSS_LV_IOVDD_LV_COR	VDD_HV_IO	F[3]	D[2]	B[4]	F[2]	D[4]	D[2]	VSS_HV_IO	E[14]	A[10]	B[3]	H[4]	C[10]	J[3]	VDD_HV_IO	VSS_HV_IO
C	E[15]	J[2]	VSS_HV_IO	FDCU_F[1]	A[13]	H[1]	H[10]	E[15]	H[11]	E[14]	J[2]	B[2]	H[4]	B[1]	VSS_HV_IO	B[0]	H[15]
D	A[8]	F[7]	A[15]	C[1]	NC	EXT_POR_B	A[12]	VDD_HV_IO	VSS_HV_IO	A[11]	I[2]	F[14]	J[4]	VDD_HV_IO	VPP_TEST	A[4]	F[12]
E	F[4]	F[5]	D[1]	NMI_B										NC	C[13]	G[3]	D[14]
F	F[9]	H[7]	H[5]	H[4]		VDD_LV_COR	VDD_LV_COR	VDD_LV_COR	VDD_LV_COR	VDD_LV_COR	VDD_LV_COR	VDD_LV_COR		C[14]	D[12]	G[4]	G[2]
G	MDC0	VDD_HV_IO	C[5]	A[7]		VDD_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VDD_LV_COR		B[4]	A[3]	J[0]	G[6]
H	A[8]	VSS_HV_IO	C[4]	A[6]		VDD_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VDD_LV_COR		G[12]	TMS	VDD_HV_FLTA	TCK
J	C[7]	I[4]	F[8]	F[7]		VDD_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VDD_LV_COR		G[13]	H[1]	VDD_LV_NEXUS	B[5]
K	J[3]	F[10]	F[9]	I[8]		VDD_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VDD_LV_COR		G[15]	H[0]	VSS_LV_NEXUS	J[10]
L	H[8]	F[11]	I[9]	D[8]		VDD_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VSS_LV_COR	VDD_LV_COR		A[2]	G[14]	NC	J[11]
M	VDD_HV_OSC	VDD_HV_IO	I[10]	D[5]		VDD_LV_COR	VDD_LV_COR	VDD_LV_COR	VDD_LV_COR	VDD_LV_COR	VDD_LV_COR	VDD_LV_COR		C[12]	H[1]	G[7]	G[5]
N	XTAL	VSS_HV_IO	D[9]	VSS_LV_PLL										G[1]	I[5]	VDD_LV_UFAST	VSS_LV_UFAST
P	VSS_HV_OSC	RESET_B	D[6]	VDD_LV_PLL	I[12]	I[13]	B[8]	J[5]	J[6]	J[7]	B[14]	A[0]	H[14]	G[9]	NC	C[11]	D[11]
R	EXTAL	FDCU_F[2]	VSS_HV_IO	D[7]	B[7]	E[6]	VDD_HV_ADRE0	B[14]	VDD_HV_ADRE1	B[13]	B[15]	C[3]	BCTRL	NC	VSS_HV_IO	D[10]	G[10]
T	VSS_HV_IO	VDD_HV_IO	I[1]	C[1]	E[5]	E[7]	VSS_HV_ADRE0	B[11]	VSS_HV_ADRE1	VDD_HV_ADV	E[10]	E[12]	E[0]	A[1]	G[11]	VDD_HV_IO	VSS_HV_IO
U	VSS_HV_IO	VSS_HV_IO	I[11]	E[4]	C[2]	E[2]	B[9]	B[12]	VSS_HV_ADV	E[9]	E[11]	NC	NC	VDD_HV_PMLD0	NC	VSS_HV_IO	VSS_HV_IO

MAPBGA 257 (Top View)

Connection status: ■ Error ■ Warning ■ Ok





# Package Selection

**Processor**

Configuration: Debug [ Active ] Manage Configurations...

Processor selection

- Kinetis K53 Series
- Kinetis K60 Series
- Kinetis K61 Series
- Kinetis K63 Series
- Kinetis K64 Series
  - MK64FN1M0VLL12
  - MK64FN1M0VLQ12
  - MK64FN1M0VMD12
  - MK64FX512VLL12
  - MK64FX512VLQ12
  - MK64FX512VMD12

Expand All  
Expand Select  
Collapse All

CPU problem bypasses and checks

752770 -- LDR SP, mem may result in incorrect SP when interrupted

Select All  
Deselect All

Show all CPU problem bypasses and checks


Add startup file(s) to the project

Update CPU of referenced/referencing projects

Restore Defaults Apply

Package Selection happens when you begin a new embedded project, but can be changed later on when targeting a different processor variant:

# Add a Pin-Mapper Document to the Project



# Pin Configuration - Ports

The screenshot shows the Altium Designer Pin Configuration interface. On the left, the 'Pin Selection' pane shows a tree view of ports: PA0 through PA15, with PA4 selected. The main 'Pin Configuration' pane shows the following settings for PA4:

- Module name: PA4
- Symbolic name: STATUSLED
- Comment: Open Drain to Turn On Status LED
- PA4 Configuration:
  - Mode: Output mode
  - Speed: Low
  - Output type: Open drain
  - Pull-up/Pull-down: No pull-up/no pull-dc
- Chip input/output:
  - PA4: No pull-up/no pull-down

A mouse cursor is hovering over the 'No pull-up/no pull-down' option in the 'Chip input/output' dropdown menu.

**Symbolic name** - Assign a user-defined symbol name to the port pin

**Comment** - Any user comments can be added here

**Mode** - This field sets the port mode register

**Speed** - Sets the port output speed register (2, 25, 50 or 100 MHz)

**Output type** - Sets the port output type register (push-pull or open drain)

**Pull-up/Pull-down** - Sets the port pull-up/pull-down

**Chip input/output.** Here you can make a pin connection

# Pin Configuration - Peripheral

**Module name** - The name of the selected peripheral  
**Configuration**. The configuration depends on the peripheral you selected  
**Input / Output** - A list of port I/O functions (virtual pins)

The screenshot displays the Pin Configuration tool interface. On the left, the 'Pin Selection' pane shows a list of peripherals, with 'USB\_OTG\_HS' selected. The main 'Pin Configuration' pane shows the configuration for the 'USB\_OTG\_HS' module. The 'Module name' is 'USB\_OTG\_HS'. The configuration is divided into 'USB\_OTG\_HS Configuration' and 'Input/Output' sections.

Parameter	Value
Module name:	USB_OTG_HS
<b>USB_OTG_HS Configuration</b>	
External Phy:	Host_Only
Internal Phy:	Host_Only
Activate_SOF:	Disabled
Activate_VBUS:	Disabled
<b>Input/Output</b>	
DM:	✓ PB14
DP:	✓ PB15
ID:	None
SOF:	None
ULPI_CK:	✓ PA5
ULPI_D0:	✗ * PA3
ULPI_D1:	✓ PB0
ULPI_D2:	✓ PB1
ULPI_D3:	✓ PB10
ULPI_D4:	✓ PB11

# Pin Configuration - Other

**Module name** - The name of the selected other pin

**Boot domain** - The boot domain the pin uses

**Power domain** - The power domain the pin uses

**Reset domain** - The reset domain the pin uses

The screenshot displays the Altium Pin Configuration tool interface, divided into two main panes: **Pin Selection** and **Pin Configuration**.


**Pin Selection:** This pane features a search bar labeled "type filter text" and a tree view of pin categories. The categories are: PH, PI, Peripherals, and Other Pins. Under "Other Pins", the following pins are listed: VBAT, VDD, PDR\_ON, VSS\_SA, BOOT0, VSS, VCAP\_2, **NRST** (highlighted in blue), BYPASS\_REG, VSSA, VCAP\_1, VREF-, and VDDA.

**Pin Configuration:** This pane shows the configuration for the selected pin. It includes a lock icon, a "Use tag" dropdown menu set to "new tag", and the following configuration details:  
Module name: NRST  
Power Domain: NRST

# The Package View - BGA

## Package View

The Package view shows a graphical representation of a BGA



- A square around a pin marks a selected pin; In the shown package pin P00\_0 is selected
- A green check mark indicates that the pin has a valid connection; here P00\_0 and P01\_6
- A red cross indicates an error; P21\_3 as an example
- A triangle with exclamation mark indicates a warning; P14\_1 as an example
- When you click on a pin, the pin appears in the editor




# The Package View - QFP

## Package View

The Package view shows a graphical representation of a QFP


- A square around a pin marks a selected pin; In the shown package pin P21\_3 is selected
- A green check mark indicates that the pin has a valid connection; here P00\_0 and P02\_6
- A red cross indicates an error; P21\_3 as an example
- A triangle with exclamation mark indicates a warning; P14\_1 as an example
- When you click on a pin, the pin appears in the editor



# We can no longer work in Isolation

## Software Design

## Hardware Design



Microcontroller Device Information to configure assignment of Peripheral Module Signals to Physical Pins

Revision & Lifecycle Managed Project Release including PCB & Firmware



## Pin Swapping

Once the bane of Embedded Developers...


# Pin Swapping at the PCB Level

Configure Pin Swapping For [U101 in Appl Kit TC2X7.PrjPcb / (No Configuration)]

Pin Swapping | Differential Pair Swapping | Part Swapping

Drag a column header here to group by that column


Pin Status						Swap D...
Designator	Pin Name	Net	Type	Part No.	Pin Group /	
W13	P33.6	P33.6	I/O	3		76
Y13	P33.7	P33.7	I/O	3		77
W14	P33.8	P33.8	I/O	3		78
Y14	P33.9	P33.9	I/O	3		79
W15	P33.10	P33.10	I/O	3		80
Y15	P33.11	P33.11	I/O	3		81
L4	AN43 (NC)	NetU101_L4	Input	4		91
L5	AN42 (NC)	NetU101_L5	Input	4		91
M1	AN46 (AN22 / P41.10)	NetU101_M1	Input	4		91
M2	AN47 (AN23 / P41.11)	NetU101_M2	Input	4		91
M4	AN41 (AN48/NC)	NetU101_M4	Input	4		91
M5	AN40 (AN49/NC)	NetU101_M5	Input	4		91
N4	AN36 (NC)	NetU101_N4	Input	4		91
N5	AN38 (NC)	NetU101_N5	Input	4		91
P4	AN32 (NC)	AN32(I5)	Input	4		91
P5	AN34 (NC)	NetU101_P5	Input	4		91
R4	AN31 (NC)	NetU101_R4	Input	4		91
R5	AN23 (NC)	NetU101_R5	Input	4		91
T10	AN0 (NC)	AN0	Input	4		91
T4	AN30 (NC)	NetU101_T4	Input	4		91
T5	AN22 (NC)	VDD	Input	4		91
T6	AN15 (NC)	NetU101_T6	Input	4		91
T7	AN12 (NC)	NetU101_T7	Input	4		91
T8	AN6 (NC)	AN6(5)	Input	4		91
T9	AN4 (NC)	NetU101_T9	Input	4		91
U5	AN17 (NC)	AN17(I4)	Input	4		91
U6	AN14 (NC)	NetU101_U6	Input	4		91
U7	AN9 (NC)	NetU101_U7	Input	4		91
U8	AN7 (NC)	NetU101_U8	Input	4		91
U9	AN3 (NC)	AN3	Input	4		91
W2	AN24 (NC)	AN24(I2)	Input	4		91
P20	P22.0	P22.0	I/O	3		95
P19	P22.1	P22.1	I/O	3		96
R20	P22.2	P22.2	I/O	3		97
R19	P22.3	P22.3	I/O	3		98
M20	XTAL1	XTAL1	Input	1		102



FPGA Info: None




OK Cancel

# Pin Swapping at the PCB Level



# Pin Swapping Back-Annotates to Schematic

When you configure the swap groups in the *Configure Pin Swapping* dialog, the edits you make are applied to the schematic components. Pin swaps in the PCB are passed back to the schematic in through a reviewable, controlled dialog known as the Engineering Change Order.



# PCB Signal Integrity Analysis


## Proven Technology

- Transmission line calculations and I/O buffer models (IBIS)
- Industry-proven algorithms (Field-Solver)

## Quickly explore potential solutions

- Cross-Probing / Highlighting SCH/PCB/SIM

## Takes advantages of Unified Database





# The Tasking Pin Mapper can be EXTENDED!

Software Design



XML

Hardware Design



# Software

Talkin  
you d  
driver

gless if  
code,  
ely use

The screenshot shows the TASKING Software Platform interface for the MK64FN1M0VLL12. It is divided into two main sections: Software Services and Device Stacks.

**Software Services:**

- Software Platform Builder (highlighted)
- Cortex-M Architecture
- Interrupt Management
- JSON Parser
- POSIX Message Queues
- POSIX Multi-threading (highlighted)
- POSIX Signals
- Software Timing Services

**Device Stacks:**

- Graphics Services
  - GRAPHICS\_1
- SPFD5408 LCD Module Driver (parallel)
  - DRV\_SPFD5408\_PAR\_1
- JPEG Decoder
  - JPGDECODER\_1

The screenshot shows the Properties dialog box for the POSIX Multi-threading service. It contains a table of configuration options.

Property	Value	Type	Range / Prototype
<b>Software Service Options</b>			
Shared Memory	false	BOOLEAN	
DESTRUCTOR_ITERATIONS	4	UINT8	>= 4
KEYS_MAX	16	UINT16	16..128
THREADS_MAX	8	UINT8	>= 8
MAIN_STACK_SIZE	2048	UINT32	>= 512
MAIN_PRIORITY	32	UINT8	1..62
IDLE_STACK_SIZE	512	UINT32	>= 512
DEFAULT_STACK_SIZE	2048	UINT32	>= 512
SPORADIC_SERVER	false	BOOLEAN	
CPUTIME	false	BOOLEAN	
INTR_STACKSIZE	1024	UINT32	
CANCEL_SUPPORT	false	BOOLEAN	

## Software Platform Builder

- the *Software Platform Builder* is used to manage your Software Platform
- It is both a *graphical editor* and a *code generator*
- Collections of *software modules* are delivered as Software Platform *repositories*

## Software Platform repository

- A Software Platform repository may contain any kind of software, but typical modules include interrupt services, timers, peripherals (hardware wrappers), drivers, kernel services (such as POSIX multithreading), device I/O, file system (FAT-Fs), networking (TCP/IP), graphical user interface (GUI), etc.







```
/* blocking read from  
/* without echo  
/* LF */  
/* ignore carriage return  
/* CR */  
/* turn on
```

**TASKING**<sup>TM</sup>  
Embedded software development from **Altium**<sup>TM</sup>

# Support for the GTM-IP MCS

---





# Programming the GTM / MCS

- The GTM is a timer module (containing MCS cores), present on several high-end microcontrollers for automotive, including Qorivva Power Architecture
- Traditionally the GTM is programmed in assembly, using assembler solutions from BOSCH (GCC based) or TASKING (VX-technology)
- 2013: Altium and BOSCH AE have investigated enhancements to the GTM core for making the development of an efficient C compiler possible
- 2014: Altium and BOSCH AE started the co-operation to develop a C compiler for the new GTM core level V3.x
- 2015: Altium releases C compiler for GTM V3.x

# New TASKING C compiler for GTM / MCS



- Supports GTM-IP MCS core version V3
- **Truly** ISO-C99 compliant
  - Supports all ISO-C99 language features and C-library functions
  - Facilitates cost-efficient tool qualification against safety standards such as ISO 26262 and DO-330
- Based on TASKING's well known Viper "VX" compiler technology:
  - Similar to the C compilers for ARM (Kinetis) and Power Architecture (Qorivva), with industry proven stability
  - Perfectly suited for specialized cores, as proven through C compilers for other co-processor cores, targeting both efficiency and safety
  - ISO 26262 Support Program facilitates certification against various safety standards
- Data type characteristics match the MCS ISA
  - 24-bit integers, 48-bit longs, 32-bit float, ...
- Integrated static code analysis for MISRA C and CERT





## New TASKING C compiler for GTM / MCS (cnt'd)

- Each MCS channel can be associated with an execution thread
  - Default register usage is limited to OREG registers
    - ▶ No need to suspend a subsequent channel
  - Optional use of XOREG registers
    - ▶ Improves execution speed at the cost of suspending a channel
- Emits debug information in DWARF 3 format
  - Facilitates symbolic C-level debugging
  - Supported by third party (in-circuit) debugger vendors



# GTM / MCS Compiler Intrinsic Functions

- Provide access to MCS ISA features not addressable via ISO-C99
- Designed to optimize throughput over MCS busses
  - Compiler optimizations work efficiently with intrinsic functions
  - Function prototypes permit bus data to be accessible through function parameters and return values
- Supported operations:
  - GTM Time Base Unit Access
  - Trigger Registers Access
  - Bus Master Addressing

- Initial level of tool support for the GTM/MCS has been rolled out for multi-core MCU toolsets in 2011
- TASKING offers support for all versions of the GTM/MCS

Tool	GTM version		
	V1	V2	V3
Eclipse IDE	✓	✓	✓
Assembler	✓	✓	✓
Multi-core Linker	✓	✓	✓
C compiler			✓
Simulator / Debugger	✓	✓	✓

- C compiler support available in 2015
  - Initial (standalone) release available per April 21, 2015
  - Available prior to HW/silicon availability

- **MCS Embedded Applications Binary Interface**
  - Facilitates interoperability between tools
  - DWARF-3 debug support for compatibility with debug solutions
  
- **Assembly conversion utility**
  - TASKING provides a utility to convert GNU based BOSCH MCS assembly to syntax used by the TASKING assembler
  
- **Advanced Multi-core Linker**
  - Supporting a multitude of output formats
    - ▶ ELF – Facilitates C-level symbolic debugging
    - ▶ Intel HEX or Motorola S-record format – For PROM programming
    - ▶ C-file with C-array – Supports “old-style” MCS to CPU interfacing



# MCS Tool Support Availability

- All MCS tools are accessible from within the Eclipse IDE, as well as from the command line
- Full featured C and assembly level debugger
  - Runs within an Eclipse perspective
  - Interacts with fast instruction set simulator
- Support will be included in TASKING VX-toolsets:
  - Freescale Power Architecture - Qorivva MPC5xxxx series
  - STMicroelectronics Power Architecture - SPC5xx series
- MCS EABI is available from Bosch AE or Altium



# MCS Tool Support Roll-out Plan

- **April 2015:**
  - Standalone C compiler for GTM / MCS
    - ▶ Intermediate solution until integration in the VX-toolsets for the appropriate CPUs
- **Q3-4 2015:**
  - Integration in the TASKING VX-toolset for Power Architecture

Subject to change. Proposed features may be implemented in earlier intermediate revisions, as well as postponed to later releases or rejected due to lack of customer interest or resources.



# TASKING Information

- TASKING is an Altium brand
- TASKING Development Tools are available from Altium
  - Altium is a global organization, with 400+ employees
    - ▶ Sales and Support offices in Americas, Australia, China, Germany, Japan
  - TASKING product development is located in The Netherlands
  - Altium is listed on the Australian Stock Exchange: ASX:ALU
- TASKING Development Tools support many automotive and multi-market architectures from the world's leading semiconductor vendors, including:
  - ARM, Atmel, Cypress, Freescale, Infineon, NXP, ON Semiconductor, Renesas, Silicon Labs, STMicroelectronics, Texas Instruments
- More information: [www.tasking.com](http://www.tasking.com)
  - or: [iwantacompiler@tasking.com](mailto:iwantacompiler@tasking.com)



```
/* blocking read from  
/* without echo  
/* LF */  
/* ignore carriage  
/* CR */  
/* turn into
```

**TASKING**<sup>TM</sup>  
Embedded software development from **Altium**<sup>TM</sup>

**Thank you for your attention**

---

