

Hardware Design Guidelines for S12 MagniV Mixed-Signal Microcontrollers AMF-ACC-T1213

Juan Romero | Automotive Global Applications Engineering Jesus Sanchez | Automotive Global Applications Engineering S E P T . 2 0 1 5





External Use

Presentie, the Pressons topo, ANNec, C-6, CodeTEST, CodeWarrov, ColdPine, ColdPine, O-Nere, the Energy Efficient Solutions topo, Kinetis, Magnik, mobiledT, FEG, PowerGLIGG, Processer Expert, CavIG, Carlo Camerage, Cavine, Ready Pale, SaleAsaev, the SaleAsaev topo, Ster Cine, Styrphinny, VortiGa, VyOrk and Xinnek are tradomarks of Presented Semiconfluence, Fay, Ray, U.S. Pat, & Tim. Off. Antal, BeeKG, BerStein, CamMet, Field, Expensate, MXX, Partonni e Postage, QUEC Engine, SMARTMOS, Tawer, Tartolula and UMEMS are tradomarks of Presidue Demiconfluctor, too. All other product or service normal and their resperts of their teaperchy owners. @ 2015 Previous Demiconfluctor, Inc.

Agenda

- Introduction to MagniV
- Power Supply Pins
- Programming Interface
- External and internal RC Oscillator
- Programming Circuit
- CAN Physical Layer
- LIN Physical Layer
- High Current / High Voltage Pins
- Motor Control Interface
- MagniV in 24V Applications
- Summary



Introduction to MagniV MCUs









S12 MagniV: Integration Beyond the MCU

Our **S12 MagniV** portfolio simplifies system design with the integration on High-Voltage (HV) analog features onto MCUs for automotive applications





A Technology Sweet-spot for Sensor and Actuators





S12 MagniV Benefits

S12 MagniV solutions deliver optimal **system cost and physical footprint** for sensor and actuator applications.



Reduced PCB Space



Improved manufacturing efficiency

Replacing typically 3 IC by 1 MagniV reduces assembly and test cost while quality improves



Reduced Bill Of Material (BOM)

Fewer components to purchase, handle, store and qualify




Simplified motor control that speeds up time-to-market

Save up to 6 months on development, validation and ISO26262 implementation • Abstract the complexity of 3-phase motor control software development

- Production ready Automotive quality SW and Tools
- SafeAssure program



High Level Functional Application






Power Supply Pins

Battery sensing PNP Ballast Transistor Decoupling Capacitors








- VSUP is the 12V supply voltage pin for the on chip voltage regulator. This is the voltage supply input from which the voltage regulator generates the on chip voltage supplies.
- It must be protected externally against a reverse battery connection. The simplest protection against reverse battery protection is a diode in series with the battery.




Battery sensing







Battery sensing




• This can be used as a last warning that power is failing or ignition status.






VDDX Ballast transistor



- The external ballast device function extends current capability and reduces internal power dissipation.
- BCTL Base Control Pin for external PNP: BCTL is the ballast connection for the on chip voltage regulator. It provides the base current of an external BJT (PNP) of the VDDX and VDDA supplies. An additional 1 KΩ resistor between emitter and base of the BJT is required



VDDX Ballast transistor



- The maximum output current capability $[I_{VDDX}]$ using a PNP External Ballast transistor $[Q_{PNP}]$, must be determined by the allowed maximum power of the device. The designer should to consider that the maximum power dissipation of the transistor will depend mainly on the following factors:
 - Package type
 - Dissipation mounting pad area on the PCB
 - Maximum Ambient temperature (Application)



NXP Semiconductors

BCP53; BCX53; BC53PA

80 V, 1 A PNP medium power transistors

6. Thermal characteristics

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
R _{th(j-a)}	thermal resistance from junction to ambient	in free air					
	BCP53		<u>[1]</u>	-	8	192	K/W
			[2]	20	С.	125	K/W
			[3]	-	-	93	K/W
	BCX53		[1]		-	250	KAN

Table 7. Thermal characteristics

[1] Device mounted on an FR4 PCB, single-sided copper, tin-plated and standard footprint.

[2] Device mounted on an FR4 PCB, single-sided copper, tin-plated, mounting pad for collector 1 cm².

[3] Device mounted on an FR4 PCB, single-sided copper, tin-plated, mounting pad for collector 6 cm².

[4] Device mounted on an FR4 PCB, 4-layer copper, tin-plated and standard footprint.


[5] Device mounted on an ERA PCR A-laver conner tin-plated mounting had for collector 1 cm²


$$PWR_{MAX} = \frac{TJ_{MAX} - T_{AMB}}{Rth_{JA}}$$

 $\begin{array}{l} \mathsf{PWR}_{\mathsf{MAX}} \text{ - Maximum power dissipation allowed.} \\ \mathsf{TJMAX} \text{ - Maximum junction temperatura} \\ \mathsf{T}_{\mathsf{AMB}} \text{ - Ambient Temperature} \\ \mathsf{Rth}_{\mathsf{JA}} \text{ - Thermal Resistance Junction to ambient} \end{array}$



Electrical vs. Thermal DC Parameters





 $\Delta \mathbf{V} = (\mathbf{V}_1 - \mathbf{V}_2) = \mathbf{I} * \mathbf{R}$

 $\begin{aligned} \mathsf{R} &= \mathsf{Electrical} \; \mathsf{Resistance} \; (\Omega) \\ \mathsf{V} &= \mathsf{Potential} \; \mathsf{Difference} \; (\mathsf{V}) \\ \mathsf{I} &= \mathsf{Current} \; (\mathsf{A}) \end{aligned}$


 $\Delta T = (T_J - T_{AMB}) = P_D * R_{TH}$ R_{th} = Thermal Resistance (C/W)

 ΔT = Temperature Difference (C)

 P_D = Power Dissipated (W)


$$PWR_{MAX} = \frac{TJ_{MAX} - T_{AMB}}{Rth_{JA}}$$





http://www.endmemo.com/convert/thermal%20resistance.php






• Transistor specifications give the minimum and maximum gain.

- The worst case is usually significantly lower than the nominal figure on the transistor datasheet cover page. Furthermore, the datasheet values are usually given at room temperature (+25 °C).
- The required gain should be calculated at cold temperature, because a PNP/NPN transistor has minimum gain at low temperature.
- The worst case gain at cold temperature can be obtained from the transistor supplier or can be estimated using the graphs given in the transistor datasheet.






Parameter	Conditions	Min	Тур	Max	Unit
DC current gain	V _{CE} = -2 V; I _C = -150 mA	63	1.5	250	
h _{FE} selection -10	$V_{CE} = -2 V;$ I _C = -150 mA	63	-	160	
hFE selection -16	V _{CE} = -2 V; I _C = -150 mA	100	(¥)	250	

Step1: Estimate the minimum beta curve at 150mA +25C Minimum beta is 63 at 150mA, 25C

- $V_{CE} = -2 V$
- (1) T_{amb} = 100 °C
- (2) T_{amb} = 25 °C
- (3) T_{amb} = -55 °C






Parameter	Conditions	Min	Тур	Max	Unit
DC current gain	V _{CE} = -2 V; I _C = -150 mA	63	1.5	250	
h _{FE} selection -10	V _{CE} = -2 V; I _C = -150 mA	63	-	160	
hFE selection -16	V _{CE} = -2 V; I _C = -150 mA	100	(¥)	250	

Quick reference data ... continued

Step1: Estimate the minimum beta curve at 150mA +25C Minimum beta is 63 at 150mA, 25C

- (1) T_{amb} = 100 °C
- (2) T_{amb} = 25 °C
- (3) T_{amb} = -55 °C





(3) T_{amb} = -55 °C




Parameter	Conditions	Min	Тур	Max	Unit
DC current gain	V _{CE} = -2 V; I _C = -150 mA	63	1.5	250	
h _{FE} selection -10	V _{CE} = -2 V; I _C = -150 mA	63	-	160	
hFE selection -16	V _{CE} = -2 V; I _C = -150 mA	100	(¥)	250	

Step1: Estimate the minimum beta curve at 150mA +25C Minimum beta is 63 at 150mA, 25C

Step 2:

Determine temperature coefficient of beta at 10mA from data sheet.

$$= \frac{100\% \times \frac{(145 - 75)}{145}}{+25^{\circ}C - (-55^{\circ}C)} = \frac{48.275}{80} = 0.60^{\%} / _{\circ C}$$



	VCE2 V
(1)	Tamb = 100 °C

- (2) T_{amb} = 25 °C
- (3) T_{amb} = -55 °C




Parameter	Conditions	Min	Тур	Max	Unit
DC current gain	V _{CE} = -2 V; I _C = -150 mA	63	1.5	250	
h _{FE} selection -10	V _{CE} = -2 V; I _C = -150 mA	63	-	160	
hFE selection -16	V _{CE} = -2 V; I _C = -150 mA	100	(250	

Minimum Beta at -40°C @ 10mA

$$= 80 - (0.60 \frac{\%}{\circ_C} * (+25^{\circ}C - (-40^{\circ}C)))$$
$$= 80 - (0.60 \frac{\%}{\circ_C} * (+60^{\circ}C) = 41$$

Then we can estimate the minimum beta @150mA, ~33




Part Number	Package Type	Manufacturer
BCP53	SOT- 223	NXP
		FAIRCHILD
2SB1260 / 2SB1181	SOT-89	ROHM
	DPAK	
2SA1952	DPAK	ROHM
2SB1181	SOT-89	ROHM
TBV	DPAK	

- Develop a Static Thermal Analysis, and select the appropriate package.
- VCEO parameter acording to the customer requirments.
- Avoid transistors with super betas or >500.
- Make sure worst case hFE at low temperature remains above 30 to avoid the quasi-saturation or saturation condition.








Symbol	Characteristic	Value
R _{BCTL}	Metal Film resistor	1 kΩ
C _{BCTL}	X7R Ceramic or Tantalum	10 uF
C _{VDDX1}	X7R Ceramic	220 nF
C _{VDDX2}	X7R Ceramic	220 nF








- The S12Z devices have an internal 1 MHz internal RC oscillator with +/-1.3% accuracy over rated temperature range.
- There is an alternative to add an external resonator or crystal, for higher and tighter tolerance frequencies.
- Oscillator pins shared with GPIO functionality
- The oscillation mode is selectable by software.





- The effective load capacitance, CLOAD, appears to the crystal circuit as the series combination of C1 and C2. Correct CLOAD is important for proper operating frequency. Crystals are available with a variety of CLOAD values.
- It is recommended to select a fundamental mode parallel resonant type crystal having a C_{LOAD} of around 12 pF and ESR of 30 to 60 Ω .
- The actual discrete values required for C1 and C2 are generally up to 12 pf below the calculated load capacitance due to PCB traces and the input pin's stray capacitances; the board layout is quite important.

25





The following formula may be used to calculate a parallel resonant crystal's external load capacitors:

 $C_{LOAD} = ((C_1 \times C_2) / (C_1 + C_2)) + C_{STRAY}$

Where:


CL = the crystal load capacitance Cstray = the stray capacitance in the oscillator circuit,

Which will normally be in the 2pF to 5pF range. Assuming that $C_1 = C_2$ then the equation becomes:

 $\begin{array}{l} C_{\text{LOAD}} = ((C_1 \mathrel{x} C_1 \;) \; / \; (2 \mathrel{x} C_1 \;)) + C_{\text{STRAY}} \\ C_{\text{LOAD}} = (C_1 \; / \; 2) \; + \; C_{\text{STRAY}} \end{array}$

Rearranging the equation, we can find the external load capacitor value:






For example, if the crystal load capacitance is 8pF, and assuming Cstray=3pF, then:

$$C1 = C2 = 2(8pF - 3pF) = 10pF$$

It is difficult to know exactly what the stray capacitance is, but if you find the oscillation frequency is too high, the load capacitor values can be increased. If the frequency is too low, the load capacitors can be decreased.






- Resistance **Rs** is necessary for the prevention of abnormal oscillation.
- Install Resistance **Rs** on to the output side after checking the IC terminal function.
- Use the shortest distance for lines connecting parts, including ground lines, in order to prevent the inclusion of unnecessary stray capacitance.
- Do not allow any part of the oscillation circuit to cross over a signal line of any other circuit on the same circuit board.
- Normally, C1 and C2 should be COG / NP0 type ceramic capacitors for the best tolerance and temperature stability.
- NOTE: All quartz crystal oscillator and ceramic resonator circuits should be characterized by the supplier to make sure the oscillator/resonator is optimized to the particular IC, and that the required accuracy is achieved.

External Use

28





Programming Interface BKGD pin

Reset pin





Programming Circuit

□The S12/S12Z family is programmed via the BDM protocol.

The BDM protocol is a serial communication that is transmitted through the BKGD line.


□The standard BDM connector is a 2 by 3 pin header with 100 mil pitch.

30

External Use

The BDM connector requires connection to the

- BKGD pin
- RESET pin
- VDDX Voltage
- GND.






Programming Circuit

It is recommended to add a ceramic capacitor to VDDX near the connector to reduce noise that could be injected by the programming circuitry to the power supply.

- The BKGD signal is used as a pseudo-open-drain signal for the background debug communication.
 The BKGD pin has an internal pull-up device.
- The RESET signal is an active low bidirectional control signal. It acts as an input to initialize the MCU to a known start-up state, and an output when an internal MCU function causes a reset. The RESET pin has an internal pull-up device.






CAN Interface

Hardware Design Guidelines for MagniV Mixed-Signal MCUs





CAN Physical Layer




Discrete CAN Controller Solution

- Freescale offers a complete line of products to meet the needs of highperformance CAN embedded applications.
- MagniV MCUs as S12ZVC has an on-chip CAN physical transceiver and a dedicated power supply using an external ballast transistor for its. Having these modules on-chip helps reduce the total amount of components required to implement CAN communication.



CAN Physical Layer

- As any other CAN physical transceiver, the CANH, CANL and SPLIT pins are available for the designer to terminate bus depending on the application. The next figures show examples of CAN node termination:
 - CAN Physical transceiver circuit.
 - CAN Physical transceiver circuit with common mode choke.




CAN Physical transceiver circuit with common mode choke.



CAN Physical transceiver circuit.


CAN Physical Layer



CAN Physical transceiver circuit.

Reference	Description
CBUS1 and CBUS2	The Capacitors CBUS1 and CBUS2 are not specifically required. They may be added for EMC reasons, in which case the maximum capacitance from either bus wire to ground must not exceed 300pF total. If zener stacks are also needed, the parasitic capacitance of the zener stacks must also be included in the total capacitance budget.
Z1 and Z2	The zener stacks Z1 and Z2 could be required to satisfy Automotive EMC requirements (ESD in particular). These devices should be placed close to the connector.






CAN Physical transceiver circuit.

Reference	Description
CBUS1 and CBUS2	The Capacitors CBUS1 and CBUS2 are not specifically required. They may be added for EMC reasons, in which case the maximum capacitance from either bus wire to ground must not exceed 300pF total. If zener stacks are also needed, the parasitic capacitance of the zener stacks must also be included in the total capacitance budget.
Z1 and Z2	The zener stacks Z1 and Z2 could be required to satisfy Automotive EMC requirements (ESD in particular). These devices should be placed close to the connector.






CAN Physical transceiver circuit.

Reference	Description
RTERM1 and RTERM2	Depending on the position of the node within the CAN network it might need a specific termination. R_{TERM1} , R_{TERM2} and C_{COM1} must be that they assist in having an overall cable impedance. On a bus implementation of a CAN network only the two nodes on the two ends of the bus have terminator resistors. The nodes not placed on the end of the CAN bus do not have termination. A thorough analysis is required to maintain this requirement of the CAN networks.
CCOM1	The SPLIT pin on the transceiver is optional and the designer might choose not to use it. This pin helps stabilize the recessive state of the CAN bus and can be enabled or disabled by software when required.






CAN Physical transceiver circuit.

Reference	Description
RTERM1 and RTERM2	Depending on the position of the node within the CAN network it might need a specific termination. R_{TERM1} , R_{TERM2} and C_{COM1} must be that they assist in having an overall cable impedance. On a bus implementation of a CAN network only the two nodes on the two ends of the bus have terminator resistors. The nodes not placed on the end of the CAN bus do not have termination. A thorough analysis is required to maintain this requirement of the CAN networks.
CCOM1	The SPLIT pin on the transceiver is optional and the designer might choose not to use it. This pin helps stabilize the recessive state of the CAN bus and can be enabled or disabled by software when required.





Reference	Description
LBUS1 Common mode choke	A common node choke on the CANH and CANL lines can help reduce coupled electromagnetic interference and needed to satisfy Automotive EMC requirements. This choke, together with transient suppressors on
	the transceiver pins can greatly reduce coupled electromagnetic noise, and high-frequency transients.

CAN Physical transceiver circuit with common mode choke.




Hardware Design Guidelines for MagniV Mixed-Signal MCUs







LIN Physical Layer



- Freescale offers a complete line of products to meet the needs of highperformance CAN embedded applications.
- MagniV MCUs as S12ZVL has an on-chip LIN physical transceiver and a dedicated power supply using an external ballast transistor for its. Having these modules on-chip helps reduce the total amount of components required to implement LIN communication.





S12ZVL LINPHY LGND

Mandatory only for Master Mode

Reference	Part	Mounting	Remark
DMLIN	Diode	Mandator y only for master ECU	Reverse Polarity protection from LIN to VSUP.
RMLIN1	Resistor: 2kΩ	Mandator	For Master ECU
and RMLIN2	Power Loss: 250mW	y only for Master ECU	If more than 2 resistors are used in parallel, the values
	Tolerance: 1%		have to be chosen in a way that the overall resistance
	Package Size: 1206		RM of $1k\Omega$ and the minimum power loss of th complete master termination has to be
	Requirement:		
	Min Power loss		fulfilled.
	of the complete master		For Slave ECU
	termination has to be \geq 500mW		RMLIN1 and RMLIN2 are not needed on the PCB layout




S12ZVL LINPHY LGND

Mandatory only for Master Mode

Reference	Part	Mounting	Remark
DMLIN	Diode	Mandator y only for master ECU	Reverse Polarity protection from LIN to VSUP.
RMLIN1 and RMLIN2	Resistor: 2kΩ Power Loss: 250mW Tolerance: 1% Package Size: 1206 Requirement: Min Power loss of the complete master termination has to be ≥ 500mW	Mandator y only for Master ECU	For Master ECU If more than 2 resistors are used in parallel, the values have to be chosen in a way that the overall resistance RM of $1k\Omega$ and the minimum power loss of the complete master termination has to be fulfilled. For Slave ECU RMLIN1 and RMLIN2 are not needed on the PCB layout






Reference	Part	Mounting	Remark
C1	Capacitor:	Mandator	The value of the master
	Master ECU: ≥560pF	У	node has to be chosen in a way that the LIN specification is fulfilled.
	Slave ECU: 220pF		
	Tolerance: 10%		
	Package Size: 0805		
	Voltage: ≥50V		
C2	Capacitor:	Optional	Mounting of the optional
	Package Size: 0805		part only allowed if there is an explicit written permission of the respective OEM available. Placed close to the connector.










Mandatory only for Master Mode



Reference	Part	Mounting	Remark
ESD	ESD ProtectionZenerMOVTVS	Optional	Layout pad for an additional ESD protection part. Mounting of the optional part only allowed if there is an explicit written permission of the respective OEM available. Place close to the connector.



High Current / High Voltage Pins






High Side Drivers - HSDRV


- The HSDRV module provides two high-side drivers. The nominal current for continuous operation to 50mA. This value is valid for each HS-driver output.
- Both high-side drivers have a common high power supply VSUPHS. VSUPHS can support up to 18V.
- Selectable gate control of high-side switches:
 - HSDR[1:0] register bits,
 - PWM channel.
 - Timer channel.
- High-load resistance open-load detection when driver enabled and turned off.
- Over-current protection for the drivers, while they are enabled, including:

48

- Interrupt flag generation.
- Driver shutdown.









Low Side Drivers - LSDRV

- The LSDRV module provides two low-side drivers typically used to drive inductive loads (relays). As inductive load up to 450mH.
- The **LSDRV** module includes two independent low side drivers with common current sink.
- · Selectable gate control of low-side switches:
 - LSDRx register bits,
 - PWM channel
 - Timer channel.
- Open-load detection while enabled
 - While driver off:
 - selectable high-load resistance
 - open-load detection
- **Over-current protection** with shutdown and interrupt while enabled.
- Active clamp to protect the device against overvoltage when the power transistor that is driving an inductive load (relay) is turned off.





High Currents GPIOs







Motor Control with MagniV





S12ZVM for BLDC Motor Control










Motor c	ategories	S12	ZVM-target ar	rea
	Relay-driven DC-motors	H-Bridge driven DC-motors	Brushless DC Motors (BLDC)	Permanent Magnet synchronous Motors (PMSM)
Power Stage	Relay	H-Bridge	3-phase	3-phase
<i>Mechanical</i> <i>construction</i>	Permanent magnets placed on stator			ts Placed on rotor
Commutation & Control Technique		l Commutation es in the rotor	Electronic Commutation 6-step / Block Commutation To produce trapezoidal Phase voltage	n takes place in the stator Sinusoidal / Vector control To produce Sinusoidal Phase voltage
Topology Advantage	Lowest cost	no mechanical component (reliability, electrification) No Relay noise PWM speed regulation	High Efficiency Power to weight ratio Reliability Noise	Best noise behavior High speed & precision Highest efficiency&torque Power to weight ratio





GDU – High/Low side FET Pre-Drivers

- The S12ZVM includes a GDU module, this module is a Field Effect Transistor (FET) pre-driver designed for three phase motor control applications.
- The pre-driver interface is connected directly to the external low-side and high-side power-MOSFETs. The primary function of a driver is to switch a MOSFET from off-state to on-state and vice versa, the pre-driver amplifies the control signals to required levels to drive the power MOSFET.
- To guarantee reliable operation, the low-side drivers are supplied by the VLS regulator while the high-side drivers are supplied directly by the bootstrap circuit. The gate charge that can be delivered to each external Power-MOSFETs is of 50nC and 75nC, depending of the GDU version.





GDU – High/Low side FET Pre-Drivers

HG[2:0] — High-Side Gate Pins

• The pins are the gate drives for the high-side power FETs. The drivers provide a high current with low impedance to turn on and off the high-side power FETs.

HS[2:0] — High-Side Source Pins


• The pins are the source connection for the high-side power FETs and the drain connection for the low-side power FETs. The low voltage end of the bootstrap capacitor is also connected to this pin.

LG[2:0] — Low-Side Gate Pins

 The pins are the gate drives for the low-side power FETs. The drivers provide a high current with low impedance to turn on and off the low-side power FETs.

LS[2:0] — Low-Side Source Pins

• The pins are the low-side source connections for the low-side power FETs. The pins are the power ground pins used to return the gate currents from the low-side power FETs.






GDU – High/Low side FET Pre-Drivers

 The bootstrap technique supplies the high instantaneous current needed for turning on the power devices, while the charge pump provides enough current to maintain bias voltage on the upper driver sections and MOSFETs. Since voltages on the upper bias supply pin "float" with the source terminals of the upper power switches.


Part Number	Package Type	Manufacturer
BUK7Y3R5-40E	SOT669	NXP
AUIRF1018E	D2PAK	IRF
AUIRF1018ES		
AUIRF1010EZ	D2PAK	
AUIRF1010EZS		





GDU – Bootstrap Circuit


- The high side pre-driver must provide a sufficient gate-source voltage and sufficient charge for the gate capacitance of the external FETs. A bootstrap circuit is used to provide sufficient charge.
- The bootstrap circuit uses a set of external diodes and capacitors to provide a significant amount of current to turn on (Ohmic region) the top MOSFETS rapidly, the gate of each device must be driven approximately 8V more positive than the supply voltage. To achieve this an internal charge pump is used to provide the gate drive voltage.





GDU – Bootstrap Components selection.

The Bootstrap Capacitor value C_{BS} , is determinated as:



• ΔV - Voltage drop accepted on C_{BCX} at end of ON time



GDU – Bootstrap Components selection.

Example

Design Requirements:

- QG_MOSFET = 47nC
- TSW = 1/20 kHz = 50µs
- $D_{MAX} = 90\% = 0.9$
- ∆V = 0.5V
- IGDU <= 600µA



• $C_{BCx} \ge \frac{47nC + (0.9 \times 50 \mu s \times 600 \mu A)}{0.5V} = 148nF$

VLS0 VLS1 VLS2 D_{BC0} D_{BC1} D_{BC2} VBS0 VBS1 VBS2 S12ZVM PHASE A HS0 PHASE B M HS1 PHASE C HS2


VLS

 Considering lifetime and tolerances, an appropriate capacitor value would be 220nF. A low ESR, for example, a X7R capacitor is recommended for the bootstrap circuit and supports both the low-side driver and bootstrap recharge.

VLSOUT

• The bootstrap diode must use a lower forward voltage drop and a switching time as soon as possible for fat recovery, such as ultra-fast.






A charge pump voltage is used to supply the high side FET pre-driver with enough current to maintain the gate source voltage. To generate this voltage an external charge pump is driven by the pin CP, switching between 0V and 11V. The pumped voltage is then applied to the pin VCP.

- The CP Charge Pump In/Output Pin, is the switching node of the charge pump circuit. The supply
 voltage for charge pump driver is the output of the voltage regulator VLS. The output voltage of this
 pin switches typically between 0V and 11V. The pumped voltage is then applied to the pin VCP.
- The VCP Charge Pump Input for High-Side Driver Supply pin is the pumped output signal which supplies the bootstrap cap and the high-side FET pre-driver supply VBS[2:0].





The charge pump voltage VCP, is determinated as:

$$VCP = V_{IN} + CP - 2(Vfwd_{DCPX})$$

The charger pump capacitor value $[C_{CP1}]$, depends of the energy required for the high side drivers, is determinated as:

$$C_{CP1} \ge \frac{\Delta Q_G \times N_{HSD}}{VCP}$$

The voltage ripple is minimum for $C_{CP2} >> C_{CP1}$, 10x is recommended.



The charge pump voltage VCP, is determinated as:

 $VCP = V_{IN} + CP - 2(Vfwd_{DCPX})$

The charger pump capacitor value $[C_{CP1}]$, depends of the energy required for the high side drivers, is determinated as:

$$C_{CP1} \ge \frac{\Delta Q_G \times N_{HSD}}{VCP}$$

The voltage ripple is minimum for $C_{CP2} >> C_{CP1}$, 10x is recommended.

And the steady state of VCP is reached after 5T (~99%); where the time constant is approximately:

$$\tau = \left(\frac{1}{fsw_{CP} \times C_{CP1}}\right)(C_{CP2} + C_{CP1})$$

where f_{SWCP} is the switching frequency configured by the GCPCD register.

Example

- Design requirements:
- $V_{IN} = 12V$
- CP = 11V
- $\Delta Q_G = 50nC$
- $N_{HSD} = 3$ Highside drivers
- $Vfwd_{DCP} = 0.75V$


Solution


The minimum charge-pump capacitance percent is determined from EquationX.

$$C_{CP1} \ge \frac{50nC \times 3}{12V + 11V - (2 \times 0.75V)} = 7nF$$

Thus $C_{CP1} = 10$ nF and $C_{CP2} = 100$ nF would be the selected values.







Example

- Design requirements:
- $V_{IN} = 12V$
- CP = 11V
- $\Delta Q_G = 50nC$
- $N_{HSD} = 3$ Highside drivers
- $Vfwd_{DCP} = 0.75V$

Solution


The minimum charge-pump capacitance percent is determined from EquationX.

$$C_{CP1} \geq \frac{50nC\times3}{12V+11V-(2\times0.75V)} = 7nF$$

Thus $C_{CP1} = 10$ nF and $C_{CP2} = 100$ nF would be the selected values.



GDU - Voltage Supply for Low-Side Pre-Drivers




A dedicated low drop regulator is used to generate the VLS_OUT voltage from VSUP. The VLS_OUT voltage is used to supply the low side drivers and can be directly connected to the VLS inputs of each low side driver.

- The VLS_OUT Voltage Regulator Output pin is the output of the integrated voltage regulator. The ouput voltage is typically VVLS=11V. The input voltage to the voltage regulator is the VSUP pin. A capacitor should be connected to this pin for stability of the voltage regulator output.
- The VLS[2:0] Voltage Supply for Low-Side Pre-Drivers pins are the voltage supply pins for the three low-side FET pre-drivers. These pins should be connected to the voltage regulator output pin VLS_OUT. The output voltage on VLS_OUT pin is typically 11V. It is recommended to placed a ceramic capacitor as close as possible to each VLS pin.




GDU - Voltage Supply for Low-Side Pre-Drivers




Symbol	Characteristic	Value
C _{VLSOUT}	X7R Ceramic or Tantalum	4.7uF to 10uF
C _{VLS0}	X7R Ceramic	220 nF
C _{VLS2}	X7R Ceramic	220 nF
C _{VLS3}	X7R Ceramic	220 nF






- The current sense amplifier is integrated in the S12ZM microcontroller for low-side current measurements; the interface consists in two Op-Amps on-chip, each one linked to an independent ADC channel, for simultaneous measurement of two different currents.
- The current sense amplifier is usually connected as a differential amplifier. It senses the current flowing through the external power FET as a voltage across the current sense resistor Rsense.





- In order to measure both positive and negative currents, an external reference has to be used (VREF_CS).
- The voltage will be amplified with a gain selected using external resistor. The input offset voltage of the current sense amplifier can be adjusted by software. The output of the current sense amplifier is connected to the non inverting input of the overcurrent comparator.






 $VAMP_X = A(ILoad_{MAX} \times R_{SENSE}) + V_{REF}$

where the Gain is defined as:

$$A = Gain = \frac{RN_1}{RN_2}$$





Example

Analysis

$$ILoad_{MAX} = 20Amp$$

$$VAMP_X = \left(\frac{40k\Omega}{3.3k\Omega}\right)(20Amp \times 10m\Omega) + 2.5V$$

$$V_{REF} = 2.5V$$

$$VAMP_X = (12.121)(200mV) + 2.5V$$


$$R_{SENSE} = 10m\Omega$$

$$VAMP_X = (2.42mV) + 2.5V = 4.92V$$



GDU - Boost Converter

- The GDU module in the S12ZVM integrates a controller to implement a boost converter. This module implements a switch which is controlled by a selectable frequency of the bus. There are two possible setups for the Boost converter option.
 - Connect VBAT as input voltage to the boost converter, in this case an additional diode as VBAT reverse protection is required.
 - Connect a Reverse protected Voltage to the converter. In this option D2 is not required.
- The boost converter clock which is driving the transistor T1 is derived from the bus clock.. The boost converter also includes a circuit to limit the current through coil. This current limit can be adjusted with the bits GBCL[3:0] in the GDUBCL register.







GDU - Boost Converter Components

To provide relatively smooth DC voltage to the load, the output capacitor in a boost converter must absorb pulsating ripple current. For this to occur, the impedance of the capacitor at the switching frequency and the ESR of the capacitor must be low enough to keep the ripple voltage across the capacitor very small as compared to the average output voltage. The output capacitance in terms of output voltage ripple yields is defined as follows:

$$C_{OUT} = I_{OUT} \times \frac{D}{f_{SW} \,\Delta V_O}$$



The typical choice for a rectifier in applications with low output voltage is a low-capacitance diode. If the output voltage is high, a fast-recovery diode is an alternate possibility. For converters operating in CCM, a diode with a soft-recovery characteristic will minimize EMI.





GDU - Boost Converter

Example:

• $V_{IN} = 3.5V$

• $V_{OUT} = 11V$

• $I_{OUT} = 70mA$

• $\% \Delta I_{L} = 20\%$

• $\% \Delta V_0 = 0.01\%$

• $f_{SW} = 500 kHz$

Design requirements:

Solution:

First, determine the duty ratio from EquationX.

• $D = 1 - \frac{3.5V}{11V} = 0.6818$

If the switching frequency is selected at 25 kHz to be above the audio range, then the minimum inductance for continuous current is determined from EquationX.

• $L_{MIN} = \frac{11V}{70mA} \left(\frac{0.6818(1-0.6818)^2}{2(500kHz)} \right) = 10.847uH$

The minimum capacitance required to limit the output ripple voltage to 0.01 percent is determined from EquationX.

•
$$C_{OUT} = 70mA \times \frac{0.6818}{(500kHz)11mV} = 8.7uf$$

The average inductor current is determined from EquationX.


•
$$IL_{AVG} = 70mA \times \frac{11V}{3.5V} = 220mA$$

The variation in inductor current to meet the 20 percent specification is then $\Delta I_L = 0.2(220mA) = 44mA$. The inductance is then determined from EquationX.

$$L = \frac{V_{IN}D}{\Delta I_L f_{SW}} = \frac{(3.5V)(0.6818)}{(44mA)(500kHz)} = 108.5uH$$



GDU - Boost Converter



5.200ms 5.202ms 5.204ms 5.206ms 5.208ms 5.210ms 5.212ms 5.214ms 5.216ms 5.218ms o I(L1) + AVG(I(L1))

Time





Enabling MagniV for Truck Applications






- This section introduces some considerations on how to enable MagniV family devices for 24V applications.
- In particular cases, the common PCB design can be used for both 12V and 24V applications (e.g. cars and trucks).
- The key approach is to add selected external components that extend the device's operational voltage range.






- The MagniV devices can operate from 5.5V to 18V. The MagniV devices include a +5V regulator, so there is no need to regulate the voltage precisely.
- Considering the minimal operating voltage of 10V (ISO16750-2 Norm), and keeping the pre-regulator and MagniV on-chip regulator power dissipation at a reasonable level, the pre-regulator output voltage is regulated to 8V.
- The discrete or integrated linear preregulator is recommended to use for power supply currents below 50mA. The higher currents are managed by a switching power supply as pre-regulator interface.





- The HVI and VSENSE pins are designed for operation in a 12V system. Additional external circuitry is needed when the requested operation as in the 24V system.
- The 24V HVI/VSENSE and 24V GND pins interface to the 24V network. The HVI/VSENSE and GND pins are connected to the MagniV device.
- The capacitor C1 suppresses the 24V network's shortest pulses. The C1 value equals units of nF. The resistor divider R1 and R2 divides the 24V HVI/VSENSE input voltage by two to fit the HVI/VSENSE pin voltage range.
- The TVS1 limits the pulses voltage. The TVS1 reverse stand-off voltage equals 20V. The resistor R3, value 10kOhm, protects the HVI/VSENSE pin.






Summary




MagniV building blocks



Manufacturing Efficiency

BBB





Additional references

MagniV homepage

- www.freescale.com/MagniV

- HW design guidelines documents
 - S12VR (Relay based motor control)

External Use 81

- S12ZVL (LIN nodes)
- S12ZVC (CAN nodes)
- S12ZVH (Cluster, stepper motor, Segment display)
- S12ZVM (Planned for Oct'15)
- MagniV in 24V applications.

Freezelle Benfermilierter Agebeuten feste	Penanger Samer - Same Pen - Samer	1 Introduction The forward of a stated research of the state of the s	
Hardware Design Guidelines for S12ZVL Microcontrollers MagniV Mixee signal MCUs for LIH Applications		2 Hardware Design Guidelines	A Constant of the Constant of
		2.1 Voltage regulator	O transmission
 1 Without and the second second	Hardwood Hardwood and a second and Hardwood	In the latter is the other many termination of the latter is the other many termination of the latter is the latte	Ensert Assessment Asse



S12VR Hardware Design

Guidelines

Name of the state of the second state of the s	Contraction of the local division of the loc
apply care the control of the contro	L Control have a cont



freesca





www.Freescale.com

© 2015 Freescale Semiconductor, Inc. | External Use