



# Introduction to **QorIQ LS1021A** Tower Board and Configuration

## FTF-SNT-F1282

Farshid Parandian | Sr. Applications Engineer  
Richard Pern | Sr. Applications Engineer

J U N E . 2 0 1 5



External Use



# Agenda

- QorIQ LS1020/21/22A overview
- TWR-LS1021A development kit
- QorIQ LS1 CodeWarrior development tools



# QorIQ TWR-LS1021A Development System

## Training and Demo Goals

- The following material has been developed so you...

... become familiar with the QorIQ LS102x SoC family and the TWR-LS1021A development system kit


... Become familiar with basic CodeWarrior and QorIQ Configuration Suite tools

... Configure the TWR-LS1021A reference platform for your custom evaluation using the QCS tool and updating the RCW in ALTBANK

# QorIQ LS1020/21/22A Block Diagrams



# QorIQ LS1021A Processor



- **Dual ARM® Cortex®-A7 cores up to 1.0 GHz**
  - ECC protected L1/L2 caches
  - DDR3L/4 up to 1.6GHz
- **Over 5,000 Coremark at under 3.7W (TDP power)**
- **Industry best Coremark / mW ratio**
- **Outstanding security and IP forwarding**
- **High integration reduces BOM costs for targeted applications:**
  - Industrial gateways
  - Industrial Automation
  - Printing & Imaging
  - HMI
  - M2M, Smart “X”

## Key Architectural Features:

- ARM AMBA4 MPCore™ Virtualization
- DDR3L/4 32-bit with ECC support
- 3-port GigE with IEEE 1588
- 2x PCI Express Gen2
  - PCIe-2, SATA3, SGMII
- QUICC Engine – HDLC/TDM/ProfiBUS
- EnergyStar support with fast wakeup
- **2Gbps IP forwarding**

## Key System Integration Features:


- Low-cost NAND/NOR flash systems
- Low-cost DRAM systems
- USB3 SuperSpeed
- Audio networking and motor control
- QorIQ Trust Architecture and ARM TrustZone support
- Alignment with Kinetis/Vybrid portfolio

## Package & Board:

- Package: 525-pin, 19x19mm, 0.8mm ball pitch
- Power: ~2.8W @1.0GHz Typical
- Temp: -40C (TA) to 105C (Tj)
- Boards: Tower low-cost board  
Freescale Linux BSPs



# QorIQ LS1020A Processor



- **Dual ARM Cortex-A7 cores up to 1.0 GHz**
  - ECC protected L1/L2 caches
  - DDR3L/4 up to 1.6GHz
- **Over 5,000 Coremark at under 3.6W (TDP power)**
- **Industry best Coremark / mW ratio**
- **Secure Boot and Trust supported**
- **High integration reduces BOM costs for targeted applications:**
  - 802.11ac AP Routers
  - Line cards
  - Multi-service gateways
  - M2M, Smart "X"

## Key Architectural Features:

- ARM AMBA4 MPCore™ Virtualization
- DDR3L/4 32-bit with ECC support
- 3-port GigE with IEEE 1588
- 2x PCI Express Gen2
- Multi-protocol 4-Lane SerDes
  - PCIe-2, SATA3, SGMII
- QUICC Engine – HDLC/TDM
- EnergyStar support with fast wakeup
- **2Gbps IP /1Gbps IPSec forwarding**

## Key System Integration Features:


- Low-cost NAND/NOR flash systems
- Low-cost DRAM systems
- USB3.0 Super Speed (5GT/s)
- SATA III (6GT/s)
- Audio networking
- QorIQ Trust Architecture and ARM TrustZone support
- Alignment with Kinetis/Vybrid portfolio

## Package & Board:

- Package: 525-pin, 19x19mm, 0.8mm ball pitch
- Power: ~2.6W @1.0GHz Typical
- Temp: -40C (TA) to 105C (Tj)
- Boards: Tower low-cost board  
Freescale Linux BSPs



# QorIQ LS1022A Processor



- **Dual ARM Cortex-A7 cores up to 600 MHz**
  - Coherent 512KB L2 cache
  - DDR3L up to 1GHz
- **Over 3,000 Coremarks at under 3W (TDP power)**
- **Outstanding Coremark / mW ratio: 1.1 Coremarks / mW**
- **Secure Boot and Trust supported**
- **Excellent IP forwarding**
- **Lowest power-to-performance ratio in class, ideal for targeted applications:**
  - Environmental control
  - Industrial controllers
  - M2M, Smart “X”

## Key Architectural Features:

- ARM AMBA4 MPCore™ Virtualization
- DDR3L 16-bit with ECC support
- 2-port GigE with IEEE 1588
- 1x PCI Express Gen2
- Advanced Security engine
- 4x CAN ports for industrial applications
- EnergyStar support with fast wakeup
- **2Gbps IP forwarding**

## Key System Integration Features:

- Low-cost NAND/NOR flash systems
- Low-cost DRAM systems
- USB2.0
- QorIQ Trust Architecture and ARM TrustZone support
- Alignment with Kinetis/Vybrid portfolio


## Package & Board:

- Package: 525-pin, 19x19mm, 0.8mm ball pitch
- Power: ~2W @ 600MHz Typical
- Temp: -40C (TA) to 105C (Tj)
- Boards: Tower low-cost board  
Freescale Linux BSPs






# Introducing the TWR-LS1021A Development Kit





# TWR-LS1021A: Block Diagram



## Memory

- DDR3L 1GB
- Parallel NOR Flash 128MB  
or  
QuadSPI NOR Flash 16MB

## Connections

- Up to 3 x RJ45 GigE
- 1 x SATA 3.0
- 2 x USB 3.0
- 2 x mini PCIe 2.0 (x1 + x1) or (x1 + x2)
- Display via HDMI or TWR-LCD or TWR-LCD-RGB
- Audio OUT via HDMI or Jack plug or TWR\_EVEL
- Console port/JTAG via USB 2.0

## Tower Boards supported via TWR-EVEL

- TWR-IND-IO  
2 x CAN, RS485, RS232  
up to 2 boards supported
- TWR-LCD
- TWR-LCD-RGB
- TWR-ETHERCAT-SLV



# TWR - Expansion Modules

TWR Module	Num	CAN				UCC		LPUART-1	SPI-2	I2C-3	GPIO	IRQ	FTM-1	USB-2.0	LCD	IFC
		1	2	3	4	1	3									
TWR-IND-IO	1st			•	•	•		•								
	2nd	•	•													
TWR-SER2	1													•		
TWR-EtherCAT-SLV	1								•	•	5	1				
TWR-MC-LV3PH	1								•	•	3	2	•			
TWR-LCD	1								•							•
TWR-LCD-RGB	1									•	2				•	

# Full Documentation Available

- Full Tower board documentation available on the customer extranet, available under NDA: QorIQ LS Series - LS1021A/20A/22A

Extranet Projects > LS1021A > 3) Eval and Development T...

Browse Drag & Drop (All item types) Search in name

Detail View

Copy Move Delete Zip & Download Zip & E-mail

Type	Name	Owner	ObjectID	iCAP	Size	Modified
File	_CodeWarrior Tools for LS102xA Family	Nick Sargologos (b22582)	229833885	FIUO	3 MB	07/20/2013 08:47 AM
Folder	_IBIS Model	Nick Sargologos (b22582)	233127509	FCP	2 Items	11/16/2014 05:16 PM
Folder	_LS1021A Family BSDL	Nick Sargologos (b22582)	233130847	FCP	1 Item	11/16/2014 05:14 PM
Folder	_LS1021A IOT Gateway	Nick Sargologos (b22582)	232858689	FIUO	2 Items	10/06/2014 07:59 PM
Folder	_Schematic Files	Nick Sargologos (b22582)	230632667	FIUO	3 Items	11/01/2013 11:38 AM
Folder	_TWR-LS1021A	Nick Sargologos (b22582)	232855525	PUBI	2 Items	11/11/2014 12:39 PM

Copy Move Delete Zip & Download Zip & E-mail



# TWR-LS1021A Development Kit Setup








# TWR-LS1021A: What's in the Box?



1. TWR-LS1021A kit
2. PSU + power cable
3. USB cable
4. Getting Started manual
5. SD card (Boot image)
6. USB stick with tech collateral
7. Warranty card




# TWR-LS1021A: Top View



See: *TWR-LS1021A QorIQ Tower System Reference Manual - TWR-LS1021ARM - Rev. 0 - 09/2014*

# TWR-LS1021A

## Bottom View





# TWR-LS1021A Kit: H/W Config (Rev X3/X4 and Later)

## SW 3 (default)

1 2 3 4 5 6 7 8  
. 0 0 . . . . 0 [ON=1]  
0 . . 0 0 0 0 . [OFF=0]

SW3[1] No 96MHz SYSCLK  
SW3[2] TEST\_SEL = JTAG mode  
SW3[3:4] CLKGEN\_FS[0:1] = 100 MHz  
  
SW3[5] BANK\_SEL = bank0  
SW3[6] MUX\_SEL (see board RM)  
SW3[7:8] CPU Personality : LS1021A

## SW 2 (default)


1 2 3 4 5 6 7 8  
0 . . . 0 0 0 0 [ON=1]  
. 0 0 0 . . . . [OFF=0]

SW2[1] NOR RCW enabled  
SW2[2] Hardcoded RCW disabled  
SW2[3] SDHC RCW disabled  
SW2[4] QSPI RCW disabled  
SW2[5] IFC enabled/QSPI disabled  
SW2[6] LVDD/L1VDD = 2.5V  
SW2[7] IFC\_CS1 enabled/SPI1\_PCS0 disabled  
SW2[8] ON = USB serial console only  
OFF = USB serial console + MBED (JTAG)

## J20 J19 (All other jumpers left open)


1 0 1 0  
2 0 2 0  
| |  
3 0 3 0

See : TWR-LS1021AGS Rev. B  
08/2014 - Section 2




# Initial TWR-LS1021A Development Kit Checkout

- Verify the default switch settings on TWR-LS1021A
  - Connect the AC adapter to mains
  - Plug in the 5V supply
  - Connect the mini-USB port to the PC
- 
- Check the LEDs:
    - LED D1 = ON
      - 3.3V power is UP
    - LED D2 = ON
      - MBED driver loaded



# Initial TWR-LS1021A Development Kit Checkout (con't)


- Wait for Windows Device Manager to recognize and list an mbed Composite Device ... be patient



- Background info on how to re-install MBED firmware:  
see training section CMSIS-DAP Debug Support – Reinstallation
- \*CMSIS-DAP Cortex Microcontroller Software Interface Standard –  
Debug Access Port

## Initial TWR-LS1021A Development Kit Checkout (con't)

- Open a TeraTerm Pro connection (115200-8-n-1) to COMx: mbed Serial Port (COMx)



- Hit the board reset button
- Check for u-boot startup in the serial console
- Interrupt the countdown by hitting any key

# QorIQ LS1 Tools

CodeWarrior ARMv7 and JTAG Probe Options



# QorIQ LS1 Software and Tools Enablement

**CodeWarrior**  
Development Studio

**Board Bring-up and  
SW Development  
Tools**



**QorIQ  
Linux SDK**

**JTAG Run Control  
and Trace Probes**



**Performance  
Analysis  
and Trace Tools**

**QorIQ SoC Platform  
Configuration Tools**





# CodeWarrior Development Suites for Networked Applications [www.freescale.com/CW4NET](http://www.freescale.com/CW4NET)

CodeWarrior Development Suites for Networked Applications	LS Tower Level	Developer Level	Specialist Level	Architect Level
	\$499 Annual Subscription Free Trial Available <b>Buy</b>	\$2,999 Annual Subscription Free Trial Available <b>Buy</b>	\$4,999 Annual Subscription Free Trial Available <b>Buy</b>	\$9,999 Annual Subscription Free Trial Available <b>Buy</b>
<b>Configuration Tools</b> <i>These software tools are unlicensed and will work even if you choose not to purchase any suite.</i>		RCW-PBL Configuration Linux Device Tree Configuration SerDes Configuration ( <b>Coming soon</b> ) Frame Distribution Wizard for DPAA ( <b>Coming soon</b> ) DDR Configuration		
ARMv7	Multicore Debugger for ARMv7 Flash Programming for Tower Board GCC for ARMv7 - Applications Compiler GCC for ARMv7 - Bare Metal  Tower Boards ONLY Probe-less Debug Connection ONLY	Multicore Debugger for ARMv7 Flash Programming for ARMv7 GCC for ARMv7 - Applications Compiler GCC for ARMv7 - Bare Metal  Debug any board		
<b>CodeWarrior Specialist Tools Pack</b>	Not included in this suite		SerDes Validation Tool ( <b>Coming soon</b> ) DDR Validation Tool STM-Debug Print ( <b>Coming soon</b> for ARM-based tools) Scenarios Tool - Communications Peripheral Trace General Purpose Program ARM Trace ( <b>Coming soon</b> )	



# CodeWarrior Development Studio for QorIQ LS Series - ARM V7 ISA

Available for public download and evaluation: [freescale.com/CW4NET](http://freescale.com/CW4NET)


- Current release:
- Version: 10.0.4
- Build Id: 141217

- SoC support:
  - LS1020A
  - LS1021A
  - LS1022A



- Reference Platform support:
  - LS1021ATWR
  - LS1021A-IOT

# CodeWarrior for QorIQ LS Series, ARMv7 ISA Roadmap



# CodeWarrior Development Studio: A Complete Development Environment Under Eclipse

- **Eclipse IDE**

- Configuration Wizards
- Plug-In Architecture
- 3rd party community

- **Build Tools**

- Linaro C/C++ Compiler
- Linux and bare-metal ABI/runtimes

- **Initialization Tools**

- SOC platform initialization and configuration

- **Run Control**

- CW-TAP
- CMSIS-DAP (TWR/IoT)



- **Debugger**

- Cortex-A7, A9, ARM11
- Multi-core aware
- Cross-triggering
  - Run/Stop of targets simultaneously
- Access to all on-chip resources
- SoC register visibility and details
- Secure/Non-Secure modes
- Secure Debug
- Flash

- **Trace & Profile**

- Leverages extensive debug hooks on chip
  - Profiling Unit
  - In system trace buffering
- Trace / Code / Performance Viewer
- Off-line trace inspection
- Debug Print

# CodeWarrior Development Suites for Networked Applications: JTAG Probe Options

- mbed CMSIS-DAP\*
  - TWR-LS1021A kit feature support at no additional cost
  - full CodeWarrior run control support
  - basic JTAG download speed
- CodeWarrior TAP
  - full CSS JTAG debug and CodeWarrior run control support
  - premium JTAG download speed
  - serial port pass through
  - operate locally over USB
  - operate remotely over Ethernet
  - buy separately (below \$500)
- Reminder: no USB TAP support!


\*CMSIS-DAP Cortex Microcontroller Software Interface Standard – Debug Access Port



# CodeWarrior Development Suites for Networked Apps

## JTAG Probe Options: CMSIS-DAP Debug Support

- Standard : [mbed.org/handbook/CMSIS-DAP](http://mbed.org/handbook/CMSIS-DAP)
- Manual : TWR-LS1021A Reference\_Manual Rev0, Section 5.3 CMSIS-DAP debug support



# CodeWarrior Development Suites for Networked Apps

## JTAG Probe Options: CodeWarrior TAP

- CCS JTAG debugging and CodeWarrior run control requires:

Base Unit: (Part # CWH-CTP-BASE-HE)

[www.freescale.com/webapp/sps/site/prod\\_summary.jsp?code=CW\\_TAP](http://www.freescale.com/webapp/sps/site/prod_summary.jsp?code=CW_TAP)



... and Probe Tip: (Part # CWH-CTP-CTX10-YE)

[www.freescale.com/webapp/sps/site/prod\\_summary.jsp?code=CWH-CTP-CTX10-YE](http://www.freescale.com/webapp/sps/site/prod_summary.jsp?code=CWH-CTP-CTX10-YE)



# QorIQ LS1 Tools

Starting a CodeWarrior Bare Metal Project





# CodeWarrior Bareboard Debugging

## Bareboard Debugging with CodeWarrior TAP Connection


- Launch CodeWarrior ARMv7 from the desktop, then proceed as follows:
- Go to Workbench
- **File → New → CodeWarrior Bareboard Project**
- Enter a **Project Name**
- Choose:
  - **LS1021A** Processor
  - **LS1021ATWR** Hardware
  - **Download - Default**
  - **CodeWarrior TAP (over USB)** Connection Type
- Continue with **Next** then **Finish**



# CodeWarrior Bareboard Debugging (con't)

## Bareboard Debugging with CodeWarrior TAP Connection

- Select your project
- Do Build All (Ctrl + B)
- Do Run → Debug (F11)
  - Debug Perspective opens
  - ELF file is downloaded to the TWR-LS1021A
  - LED D2 will blink rapidly during activity
  - Debugger stops in core0 in main()
- View registers



# CodeWarrior Bareboard Debugging (con't)

## Bareboard Debugging with CodeWarrior TAP Connection

The screenshot displays the CodeWarrior Development Studio interface during a debug session. The main window shows the source code for `main.c` with the following content:

```
int main(void)
{
    int iteration = 0;
    for(;;)
    {
        PerformanceWork(iteration);
        iteration++;
    }
}
```

The disassembly window shows the following assembly code:

```
35 {
8000034c: stmfd sp!,{r11,lr}
80000350: add r11,sp,#0x4
80000354: sub sp,sp,#0x8
36     int iteration = 0;
80000358: mov r3,#0x0
8000035c: str r3,[r11,#-8]
40     PerformanceWork(iteration);
80000360: ldr r0,[r11,#-8]
80000364: bl PerformanceWork (0x800002cc); 0x800002cc
41     iteration++;
```

The register window shows the following registers and values:

Name	Value	Location
IRQ Mode Registers		
Supervisor Mode Registers		
SP_svc	0x9fffffe8	SSP_svc
LR_svc	0x80000260	SLR_svc
SPSR_svc	0x200001d3	SSPSR_svc

The Command palette is visible at the bottom left, showing options for Project Creation, Build/Debug, Settings, and Miscellaneous. The Console window at the bottom right shows the target name: `ARMv7-core0_RAM_LS1021ATWR_Download Target`.



# What if My Board is Corrupted or Blank?

- Highly recommended to use alternate bank in NOR flash for “experimental” programming.
- If both banks becomes corrupted, you can use Code Warrior to recover your board.
- Use the SD Card that comes with your LS1021A-TWR to recover your board



# TWR-LS1021A

Freescale Linux SDK for LS1021A V1.7  
Status and Roadmap



# Freescal Linux SDK for QorIQ LS1021A V1.7

- A no-cost Software Development Kit for LS1021A platforms:
- Based off the Yocto Project™ ([www.yoctoproject.org](http://www.yoctoproject.org))
- GCC compiler tool chain
- u-boot boot loader
- Linux kernel and user space packages
- QorIQ LS1 specific s/w packages
- A build system and a package manager
- Support for TWR-LS1021A reference platform, providing known-good configurations and images



# Freescale Linux SDK for LS1021A V1.7

- Will be included on USB stick in kit
- Available for free download on [www.freescale.com/sdk](http://www.freescale.com/sdk)

Linux® SDK for QorIQ Processors v1.7 ☆

Overview

Documentation

Downloads

Hardware & Tools


Training & Support

Product Downloads



Linux® SDK for QorIQ Processors v1.7

- ✓ Latest Version
- ✓ Updates & Patches
- ✓ Existing and New licenses

Download 





# Freescale Linux SDK for LS1021A V1.7

## LS1021A-SDK-V1.7-ARM Release Media

- **IMAGE:** QorIQ Linux SDK v1.7CORTEXA Yocto Image.iso
  - Yocto/bitbake + pre-built images (u-boot, kernel, RCW, rootfs, ucode)
  - Use to quickly deploy to/update a TWR-LS1021A without building images
- **CACHE:** QorIQ Linux SDK v1.7CORTEXA Yocto Cache.iso
  - Yocto/bitbake + prebuilt archives for all packages
  - Use on any build machine
  - Will pull source on-demand from the Internet
- **SOURCE:** QorIQ Linux V1.7SDK Yocto Source ISO.iso
  - Yocto/bitbake + full source for all packages (fast build PC advised)
  - Use for full development work or on standalone build machines
  - Documentation (PDFs not installed : access manually)

# Freescale Linux SDK for LS1021A V1.7 Features

- **U-Boot 2014.07**
  - Boot from NOR, SDHC
  - Dcache enabled
  - DCU (TWR-LCD-RGB) (color bar demo)
  - DDR3 SPD
  - Flextimer testing command
  - I2C and EEPROM
  - Integrated Flash Controller (IFC) NOR
  - LPUART
  - QSPI
  - Read ID and MAC from EEPROM (except SD boot)
  - SATA basic support
  - Secure Boot
  - Secured Digital Host Controller (eSDHC)
  - UART
  - USB 2.0 on Synopsys controller/PHY
  - VeTSEC
  - Virtualization extension support
- **Yocto**
  - Yocto/Poky 1.7.1 "Daisy"
- **GNU Toolchain**
  - gcc-linaro-4.8-2014.04
  - binutils-linaro-2.24-r2014.04
  - eglibc-linaro-2.18-r2014.04
  - gdb-linaro-7.6.1-r2013.10
- **Other Tools and Utilities**
  - Power Consumption Monitor



# Freescal Linux SDK for LS1021A V1.7 Features (con't)

- **Linux kernel 3.12**

- ARM A7 core SMP support
- ARM GIC
- ARM General Virtual Timer
- CAAM
- CPU in HYP mode and virtualization extension support
- DUART
- DCU (TWR-LCD-RGB) and HDMI
- eDMA & DMAMUX with limited functionality
- Ethernet eTSEC (gianfar)
- FlexTimer (PWM)
- GPIO
- I2C1 and I2C3 for LTC2945
- IEEE1588
- Integrated Flash Controller (IFC) NOR
- LPUART
- PCIe INTx and MSI
- PHY support: RGMII, SGMII
- Power Management (core state: wait and stop)
- QSPI
- Secured Digital Host Controller (eSDHC) and SD/MMC
- USB 2.0 and 3.0 host and gadget on Synopsys controller/PHY



## The source for all SDK questions

The screenshot displays a web browser window with the Freescale Information Center website. The search bar at the top left contains the text 'SDK'. Below the search bar, a list of search results is shown, with 'SDK Overview' highlighted. The main content area displays the 'Introduction' page for the QorIQ SDK 1.7 Documentation. The page includes sections for 'Intended Audience', 'InfoCenter PDF', 'Overview of the SDK: Purpose and Scope', 'Boot Loader', and 'Request Support'. The footer of the page contains the copyright notice: '© Freescale Semiconductor, Inc. 2004 - 2014. All Rights Reserved.'



# SDK V1.7 LS1021A image.iso

- Mount the image.iso
- Familiarize yourself with the available image files:

## Image.iso

flash-image	
├── QorIQ_SDK_V1.7_LS1021ATWR_20141218_NOR_FLASH.bin	Tower full NOR flash restore image
├── QorIQ_SDK_V1.7_LS1021AQDS_20141218_NOR_FLASH.bin	QDS full NOR flash restore image
fsl-toolchain	
├── LS1021A_SDK_V1.7_ARM_20141218_ROOTFS_Image.tar.gz	prebuilt toolchain
├── fsl-networking-eglibc-i686	
full-rootfs	
├── LS1021A_SDK_V1.7_ARM_20141218_ROOTFS_Image.tar.gz	rootfs for external storage devices (USB stick, HDD, ...)
ls1021atwr	
├── fsl-image-core-ls1021atwr-<datetime>.rootfs.ext2.gz.u-boot	ramdisk rootfs (fits NOR flash)
├── fsl-image-core-ls1021atwr-<datetime>.rootfs.jffs2	JFFS rootfs (NOR flash)
├── u-boot-ls1021atwr_nor-2014.10+fslgit-r0.bin	NOR flash u-boot image
├── u-boot-with-spl-pbl-ls1021atwr_sdcard-2013.10+fslgit-r0.bin	SDCard u-boot image
├── uImage--3.12-r0-ls1021a-twr-<datetime>.dtb	device tree blob (dtb)
├── uImage--3.12-r0-ls1021atwr-<datetime>.bin	Linux compressed binary kernel image
rcw	
├── RSR_PPS_70	SoC Reset Config Word images
├── SSR_PPN_20	
	Default RCW 0x20



# SDK V1.7 image.iso

## RCW File Naming Conventions and Use Cases

RCW Folder legend: **abc\_def\_gg** (ex: **SSR\_PPN\_20**)

<b>abc</b> : eTSEC1/2/3	→	<b>R</b> = RGMII		<b>S</b> = SGMII		<b>N</b>
<b>de</b> : PCIe@slot1/2#	→	<b>P</b> = PCIe		<b>N</b>		
<b>f</b> : SATA	→	<b>S</b> = SATA		<b>N</b>		
<b>gg</b> : SRDS_PRTCL	→	2-digit hex value of serdes1 protocol				
		<b>N</b> = not used/not available				

RCW filename convention :

**rcw\_<core\_freq>[\_<bootmode>][\_<special setting>].bin**

special setting → **lpuart** = used for lpuart  
**dcu** = DCU test  
**sben** = secure boot enabled

Example: rcw\_1000.rcw = 1000Mhz core with NOR boot

rcw\_1000\_sd.rcw = 1000Mhz core with SD boot



# TWR-LS1021A

SDK V1.7 Prebuilt u-boot Image



# u-boot Startup Messages

- Reset the TWR-LS1021A, interrupt the countdown
- Review the u-boot output in the console window:

```
U-Boot 2014.07+LsL+g659b6a2 (Dec 23 2014 - 01:09:29)
CPU: Freescale LayerScape LS1021E, Version: 1.0, (0x87081110)
Clock Configuration:
  CPU0(ARMV7):1000 MHz,
  Bus:300 MHz, DDR:800 MHz (1600 MT/s data rate),
Reset Configuration Word (RCW):
  00000000: 0608000a 00000000 00000000 00000000
  00000010: 20000000 00407900 e0025a00 21046000
  00000020: 00000000 00000000 00000000 00038000
  00000030: 00000000 881b7540 00000000 00000000
Board: LS1021ATWR
CPLD: V2.2
PCBA: V3.0
VBank: 0
I2C: ready
DRAM: 1 GiB
Using SERDES1 Protocol: 32 (0x20)
```

# u-boot: u-boot Startup Messages

```
Flash: 128 MiB
MMC: FSL_SDHC: 0
EEPROM: NXID v1
Firmware 'Microcode version 0.0.0 for T1040 r1.0' for 1040 V1.0
QE: uploading microcode 'Microcode for T1040 r1.0'
In: serial
Out: serial
Err: serial
Net: eTSEC1 is in sgmi mode.
eTSEC2 is in sgmi mode.
eTSEC1 [PRIME], eTSEC2, eTSEC3
Hit any key to stop autoboot: 0
```

# u-boot NOR Flash Map - Active and Alternate vBanks

- The TWR-LS1021A has 128MB of NOR flash located at 0x6000\_0000

Address	Image	vBank	Size
<b>0x6000_0000</b>	RCW	0 - Active	128K
<b>0x6002_0000</b>	DTB	0 - Active	1M
<b>0x6012_0000</b>	Kernel	0 - Active	8M
<b>0x6092_0000</b>	RamDisk	0 - Active	54.25M
<i>0x63F6_0000</i>	<i>u-boot envvars</i>	<i>4 - Alternate</i>	<i>128K</i>
<i>0x63F8_0000</i>	<i>u-boot</i>	<i>4 - Alternate</i>	<i>512K</i>
<i>0x6400_0000</i>	<i>RCW</i>	<i>4 - Alternate</i>	<i>128k</i>
<i>0x6402_0000</i>	<i>DTB</i>	<i>4 - Alternate</i>	<i>1M</i>
<i>0x6412_0000</i>	<i>Kernel</i>	<i>4 - Alternate</i>	<i>8M</i>
<i>0x6492_0000</i>	<i>RamDisk</i>	<i>4 - Alternate</i>	<i>54,125 MB</i>
<i>0x67f4_0000</i>	<i>QE microcode</i>	<i>N/A</i>	<i>128K</i>
<b>0x67F6_0000</b>	u-boot envvars	0 - Active	128K
<b>0x67F8_0000</b>	u-boot	0 - Active	512K

# u-boot NOR Flash Map - Active and Alternate vBanks

- The on-board CPLD can swap top and bottom flash halves on reset, allowing boot from either vBank
- Each vBank has a different boot configuration according to its RCW, u-boot image and jumper setting:
  - vBank0 : console via on-board UART
  - vBank1 : console via LPUART on TWR-SER2
- Provided you have a TWR-LS1021A configured with either:
  - optional elevator + TWR-SER2 boards + default NOR content
  - vBank1 RCW + u-boot copied from vBank0
- ... you can switch between the Active and Alternate vBank by:
  - flipping SW3[5] then h/w reset
  - or issue u-boot command :
  - then check for the VBank: # in the

```
=> boot_bank 0 // default  
=> boot_bank 1 // alternate
```

# u-boot Environment Variables

```
=> print
baudrate=115200
bootargs=root=/dev/ram0 rw console=ttyS0,115200
bootcmd=setenv bootargs root=/dev/ram rw console=$consoledev,$baudrate $othbootargs;bootm 0x60120000 0x60920000 0x60020000
bootdelay=3
bootfile=ls1021atwr/uImage-ls1021atwr.bin
consoledev=ttyS0
dnsip=10.192.130.201
eth1addr=00:E0:0C:BC:E5:61
eth2addr=00:E0:0C:BC:E5:62
ethact=eTSEC1
ethaddr=00:E0:0C:BC:E5:60
ethprime=eTSEC1
fdt_high=0xcfffffff
fdtfile=ls1021atwr/ls1021a-twr.dtb
fileaddr=88000000
filesize=1245531
gatewayip=10.192.208.254
initrd_high=0xcfffffff
ipaddr=192.168.1.100
lcd_test_b1=mw 0x1570200 0xffffffff;mw 0x1570028 0x00000280;mw 0x2ce0054 0x27000000;mw 0x2ce0018 0x1e001001;mw 0x2ce001c
0x02488100;mw 0x2ce0020 0x02104000;mw 0x2ce0024 0x03000000;mw 0x2ce0010 0x03800000;
[...]
lcdinit=protect off all;erase 60000000 6001ffff;cp.b 63f00000 82000000 100;cp.b 82000000 60000000 100;
loadaddr=0x82000000
netmask=255.255.255.0
ramboot=dhcp 82000000 $bootfile;dhcp 8f000000 $fdtfile;dhcp 88000000 $ramdiskfile;bootm 82000000 88000000 8f000000
ramdiskfile=ls1021atwr/fsl-image-core-ls1021atwr.ext2.gz.u-boot
recover=set bootcmd;save;reset;
scsidevs=0
serverip=192.168.1.101
[...]
Environment size: 1385/131068 bytes
```

network configuration  
image files  
boot commands





# u-boot Network Setup

- MAC address environment variables ethaddr, eth1addr and eth2addr are set by values stored in EEPROM.

To manually change the EEPROM MAC addresses:

```
=> mac id
=> mac 0 00:e0:0c:bc:e5:60
=> mac 1 00:e0:0c:bc:e5:61
=> mac 2 00:e0:0c:bc:e5:62
=> mac save
Programming passed.
```

- Establishing network connectivity in your network environment:

```
=> setenv ipaddr <TWR-LS1021A IP>      → IP address of TWR-LS1021A
=> setenv serverip <host IP>           → IP address of TFTP server
=> setenv ethaddr '00:e0:0c:bc:e5:60'
=> ping $serverip
Speed: 1000, full duplex
Using eTSEC3 device
host 192.168.1.101 is alive
=> saveenv                             → preserves envvars across boots
```

# u-boot: NOR Copy Issues

- NOR → NOR copy issue:

A direct cp.b from a source NOR address to destination NOR address results in all 0's in the destination flash sector.

- Use case : copying between active alternate flash images
- Workaround: copy source data to an intermediate DDR address first, then copy from DDR to NOR

- Odd byte count copy issue:

cp.b of an odd byte count to a NOR address, writes the final odd byte 1 byte too far

- Use case: any manual cp command
- Workaround: round up byte count to copy to next even # of bytes

# TWR-LS1021A

Examining the Pre-Boot Loader



# The Pre-Boot Loader Demystified

What is a PBL?

The Pre-Boot Loader or “PBL” can be viewed as a non-programmable state machine which on RESET loads in the very basic configuration for the core to boot. Examples would be core PLL multipliers and SERDES configurations. There is also the capability for pre-loading core or IP registers throughout the memory map. This becomes a very powerful and flexible tool.

Helpful Chapters from the LS1021A Reference Manual, Revision F:

4.4.3.1 Reset configuration word (RCW) source

4.4.4 Reset Configuration Word

4.4.5 RCW Field Definitions

10.1 Pre-Boot Loader Overview

10.4.3 Required format of data structure used by PBL



# Components of the PBL

1) The Reset Control Word or “RCW” – register contents loaded from an NV source which set PLL’s, I/O multiplexing, and other fixed system configuration.

- Example from uboot screen:

Reset Configuration Word (RCW):

```
00000000: 0608000a 00000000 00000000 00000000
```

```
00000010: 20000000 00407900 e0025a00 21046000
```

```
00000020: 00000000 00000000 00000000 00038000
```

```
00000030: 00000000 881b7540 00000000 00000000
```

2) The Pre-Boot Loader Instructions or “PBI” – these are optional register contents which can be loaded into register across the memory map.

# Do It the Easy Way – Use QorIQ Configuration Suite!





# QorIQ LS1 Tools

QorIQ Configuration and Validation Suite 4.2.0




# QorIQ Configuration and Validation Suite

## QCVS 4.2.1 – Included in CodeWarrior 10.0.4



- No-cost configuration tool for all QorIQ platforms
- Tool components generate board init code and data:
  - PBL Pre-Boot Loader configuration
  - DDR controller configuration
  - HW Device Tree editor
- Current version supporting TWR-LS1021A:  
Version 4.2.0 / Build: 0001-20150403



# QorIQ Configuration and Validation Suite Installed with Code Warrior ARMv7



The screenshot displays the Processor Expert for QCS - CodeWarrior Development Studio interface. The Project Explorer on the left shows the project structure for 'Freescale FTF Rocks', with 'PBL:PBL' selected under the 'Components' folder. The Component Inspector on the right shows the 'PBL Data' properties table.

Name	Value	Details
<b>PLL Configuration</b>		
SerDes PLL and Protoc		
Misc. PLL-Related Con		
<b>Boot Configuration</b>		
Clocking Configurati		
Memory and High-Spe		
General Purpose Infor		
Pin Multiplexing Confi		
Group A Pin Config		
Group B Pin Config		
SoC-Specific Config		
<b>PBI Data</b>		
PBI Data input	(string list)	Warning: PBI source is enab...
<b>PBL Data</b>		
Offset	0	
Output Format	XXD Object Dump	
Endianness	Little Endian	
Access Size	2 bytes	





# QCVS

1. Create a new QCVS project for LS1021A
  - File → New → QorIQ Configuration Project
  - Check *PBL Configuration*
  - *Create default configuration*
2. Select *Components : PBL:PBL* to open the Inspector View
3. From UBOOT memory dump, import the current RCW file (Import tab), using:
  - Input Format : Binary
  - Endianness : Big Endian
4. In the Problems View:
  - Check the Errors and Warnings for IFC\_GRP\_E1\_EXT
  - Check Ignore constraints and non-critical errors in the Inspector View Menu pull down (top right)





## QCVS (con't)

5. Adjust **System Clock** field to reflect new TWR-LS1021A hardware configuration
6. Compare **PBL Inspector View** info vs. u-boot output for:
  - clock and PLL frequencies
  - **SERDES\_PRTCL**
  - I/O enabled by the **SERDES\_PRTCL**
7. Generate a PBL output file of type *binary* and *u-boot* command
  - Output Format: **Binary**
  - Endianness: **Big Endian (!)**
8. Class discussion: How would you deploy either file?



# QorIQ LS1: QCVS - SoC Inspector



Processor Expert for QCS - CodeWarrior Development Studio

File Edit Navigate Search Project Run Processor Expert Window Help

Project Explorer

- LS1021A-X4
  - Documentation
  - Generated\_Code
  - PBL.c
  - PBL.bin
  - Sources
  - ProcessorExpert.pe

Components - LS1021A-X

- Generator\_Configurations
- LS1021A\_v1\_0\_Cnf
- OSs
- Processors
- SoC:LS1021A\_v1\_0
- Components
- PBL:PBL

Component Inspector - SoC

Basic Advanced

Properties

Name	Value	Details
Component name	SoC	
Silicon revision	LS1021A_v1_0	
<b>▲ Clock settings</b>		
<b>▲ System Clock (SYSCLK)</b>		
Clock frequency [MHz]	100.0	100 MHz
<b>▲ Differential System Clock (DIFF_SYSCLK / DIFF_SYSCLK_B)</b>		
Clock frequency [MHz]	100.0	100 MHz
<b>▲ Memory Clock (DDRCLK)</b>		
Clock frequency [MHz]	100.0	100 MHz
<b>▲ SerDes 1 Reference Clocks</b>		
SD1_REF_CLK1 [MHz]	100.0	100 MHz
SD1_REF_CLK2 [MHz]	100.0	100 MHz

Problems

0 items

Description





# QorIQ LS1: QCVS - PBL Component



Processor Expert for QCS - CodeWarrior Development Studio

File Edit Navigate Search Project Run Processor Expert Window Help

Component Inspector - PBL Components Library Basic Advanced

Properties Import

Name

- Device
- Reset Configuration Word (RCW)
  - RCW Source
  - PLL Configuration
  - SerDes PLL and Protocol Configuration
    - SerDes 1 Reference Clocks
      - SD1\_REF\_CLK1 [MHz]
      - SD1\_REF\_CLK2 [MHz]
    - SerDes Protocol Selection
      - SRDS\_PRTCL\_S1 [128-135]
      - SerDes PLL Selection
        - SRDS\_PLL\_REF\_CLK\_SEL\_S1 [160-161]
        - USB3\_REFCLK\_SEL [164-165]
        - HDLC1\_MODE [166]
        - HDLC2\_MODE [167]
        - SRDS\_PLL\_PD\_S1 [168-169]
        - SRDS\_DIV\_PEX [176-177]
        - USB3\_CLK\_FSEL [178-183]
      - Misc. PLL-Related Configuration
      - Boot Configuration
      - Clocking Configuration
      - Memory and High-Speed I/O Configuration
      - General Purpose Information
      - Pin Multiplexing Configuration
        - Group A Pin Configuration
        - Group B Pin Configuration
      - SoC-Specific Configuration
      - PBI Data
      - PBL Data

SRDS\_PRTCL\_S1 [128-135]

SRDS_PRTCL_S1	SerDes 1			
	A	B	C	D
<input type="radio"/> 00 (0b00000000)	PCIe1 (x4) (5/2.5G)			
<input type="radio"/> 10 (0b00010000)	PCIe1 (x1) (5/2.5G)	SATA1 (6/3/1.5G)	PCIe2 (x2) (5/2.5G)	
<input checked="" type="radio"/> 20 (0b00100000)	PCIe1 (x1) (5/2.5G)	SGMIII (1.25G)	PCIe2 (x1) (5/2.5G)	SGMIII (1.25G)
<input type="radio"/> 30 (0b00110000)	PCIe1 (x1) (5/2.5G)	SATA1 (6/3/1.5G)	SGMIII (1.25G)	SGMIII (1.25G)
<input type="radio"/> 40 (0b01000000)	PCIe1 (x2) (5/2.5G)		SATA1 (6/3/1.5G)	SGMIII (1.25G)
<input type="radio"/> 50 (0b01010000)	PCIe1 (x2) (5/2.5G)		PCIe2 (x1) (5/2.5G)	SGMIII (1.25G)
<input type="radio"/> 60 (0b01100000)	PCIe1 (x2) (5/2.5G)		SGMIII (1.25G)	SGMIII (1.25G)
<input type="radio"/> 70 (0b01110000)	PCIe1 (x1) (5/2.5G)	SATA1 (6/3/1.5G)	PCIe2 (x1) (5/2.5G)	SGMIII (1.25G)
<input type="radio"/> 80 (0b10000000)	PCIe1 (x2) (5/2.5G)		PCIe2 (x2) (5/2.5G)	
<input type="radio"/> Custom Bitfield Value	<input type="text"/> Apply			

SerDes Protocol Select - SerDes 1  
Bits 128-135  
For additional information see description of the SRDS\_PRTCL\_S1 field in device documentation.  
This item modifies SRDS\_PRTCL\_S1[31:24] bit field in the RCWSR5 register.  
Description for the current value (0b00100000 - A: PCIe1 (x1); B: SGMIII; C: PCIe2 (x1); D: SGMIII) - 0b00100000 - A: PCIe1 (x1); B: SGMIII; C: PCIe2 (x1); D: SGMIII.  
Version specific item: Setting supported for LS1020A\_v1\_0 LS1021A\_v1\_0 only

Problems 0 items



# TWR-LS1021A

Program in New RCW



# TWR-LS1021A: Update NOR Flash Image to SDK V1.7

- Change to default switch setting

## SW 3 (default)

```
1 2 3 4 5 6 7 8
. 0 0 . . . . 0 [ON=1]
0 . . 0 0 0 0 . [OFF=0]
```

## SW 2 (default)

```
1 2 3 4 5 6 7 8
0 . . . 0 0 0 0 [ON=1]
. 0 0 0 . . . . [OFF=0]
```

- Reset the TWR-LS1021A
- U-boot: Network Setup

```
=> setenv ipaddr <TWR-LS1021A IP>      → IP address of TWR-LS1021A
=> setenv serverip <host IP>           → IP address of TFTP server
=> setenv ethaddr '00:e0:0c:bc:e5:60'
=> ping $serverip
Speed: 1000, full duplex
Using eTSEC3 device
host 192.168.1.101 is alive
=> saveenv                               → preserves envvars across boots
```

# TWR-LS1021A: Copy RCW from NOR flash bank0 to bank1

Unprotect the sectors for RCW and uboot, and erase them:

=> protect off 0x64000000 0x6401ffff

Un-Protected 1 sectors

=> erase 0x64000000 0x6401ffff

. done

Erased 1 sectors

=> md 0x64000000 64

64000000: ffffffff ffffffff ffffffff ffffffff .....

Copy the RCW from bank0 to our loadaddr DDR (0x82000000).

=> md.b \$loadaddr 80

82000000: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff .....

=> cp.b 0x60000000 0x82000000 78

=> md.b \$loadaddr 80

82000000: aa 55 aa 55 01 ee 01 00 06 08 00 0a 00 00 00 00 .U.U.....

=> cp.b \$loadaddr 0x64000000 78

Copy to Flash... 9done

=> cmp.b 0x60000000 0x64000000 80

byte at 0x60000034 (0x0) != byte at 0x64000034 (0x20)

Total of 52 byte(s) were the same

# TWR-LS1021A - Recovery

SD card boot image for TWR-LS1021A recovery



# TWR-LS1021A: Recovering a Bricked TWR-LS1021A

- Always work out of the ALTBANK so you can restore a known good working configuration
- When a returned TWR-LS1021A no longer boots, check this:
  - switch settings → return to default and retry
  - wrong/missing RCW image in flash prevents SoC initialization
  - bad/wrong/missing u-boot image prevents core from booting
- To recover:
  - change h/w configuration, flip *SW3[5]* to alternate bank and reset
    - Successful → proceed with full NOR flash update (previous slide) or selective image update
    - still bricked → boot TWR-LS1021A from SDCard into u-boot, then reprogram NOR flash
  - or → Using JTAG and CW flash programmer connect to TWR-LS1021A reprogram RCW and UBOOT to NOR flash

# Activity 7 - TWR-LS1021A

## Program the Image to SD Card in u-boot

- Install the SD card on TWR-LS1021A
- Reset the TWR-LS1021A, interrupt the countdown
- u-boot: Network Setup
- Connect the TWR-LS1021A to the same LAN with the host. Make sure the host and the TWR-LS1021A can 'ping' each other successfully

```
=> setenv ipaddr <TWR-LS1021A IP> → IP address of TWR-LS1021A
=> setenv serverip <host IP> → IP address of TFTP server
=> setenv ethaddr '00:e0:0c:bc:e5:60'
=> ping $serverip
Speed: 1000, full duplex
Using eTSEC3 device
host 192.168.1.101 is alive
=> saveenv → preserves envvars across boots
```



# Activity 7 - TWR-LS1021A

## Program the Image to SD Card in u-boot (con't)

- Start the tftpd64 utility from the Desktop
- Browse to desktop <Current Directory> to:

```
# Download rcw+uboot file from ls1021atwr folder
=> tftp 82000000 u-boot-with-pbl-ls1021atwr_sdcard.bin
Speed: 100, full duplex
Using eTSEC3 device
TFTP from server 10.81.44.180; our IP address is 10.81.44.0
Filename 'u-boot-with-pbl-ls1021atwr_sdcard.bin'.
Load address: 0x82000000
Loading: #####
          934.6 KiB/s

done
Bytes transferred = 408716 (63c8c hex)

# Program SD card
=> mmc write 82000000 8 400
MMC write: dev # 0, block # 8, count 1024 ... 1024 blocks write: OK

# Change the SW2 setting:
SW2[1:8]=0b'0010'1111

# Reset the TWR-LS1021A
```

# Freescale Has World Class Support....and MORE

**Global Technical Information Center**  
Design & Support Resource

**Networking Applications Team**  
Depth of Expertise & Knowledge

**Design With Freescale, Freescale Technology Forum**  
Training



## Networking Software and Services Group

- Commercial Solutions
- Engineering Services
- Guaranteed Performance
- Service Level Agreement Support...and MORE

- Visit Pedestal 415 in the Technology Lab

# Q&A





[www.Freescale.com](http://www.Freescale.com)