



# AIOP: Programming Model, Enablement Software and Integration FTF-DES-F1378

Howard Owens | Software Architects Michael Kardonik | Software Architects Peter Newton | Software Architects J U N E . 2 0 1 5





External Use

Prescule, the Prescule tops, AIVAn; C-5, CodeTEST, CodeMartor, ColdPine, ColdPine, O-New, the Emergy Efficient Solutions tops, Kinetis, Magnik, mobileCT, FEG, PowerGLAGG, Processer Espen, Curicit, Conto Camerge, Conver, Ready Pag, Salokasan, the Salokasan tops, SterCore, Styrey, Marchae, VyOrt and Xinneis are trademarks of Pressola Semicontactory, Rey, Lis, Pat, & Tru. CH. Antat, BeeKS, Baselan, Fuel, Keysolage, MXC, Parform in a Febrage, QUCCC Engine, SAMATMOS, Tawa: TrateLink and UMEMS are trademarks of Presscale Beniconductor, Inc. All other product or service network are trademarks of Presscale Beniconductor, Inc. All other product or service network are trademarks of Presscale Beniconductor, Inc.

# Agenda

- Why AIOP ?
- Integration models and customers
- Block diagram
- Memory model
- Task and scheduler
- Synchronization and ordering
- Frame operations
- Architecture of AIOP software
- Tools



### Why AIOP ?

General purpose processors sub-optimal for packet processing	AIOP approach
Low packet processing locality underutilizes cache and pipeline and suffers from high DDR latency	Specialized memory hierarchy and explicit DMA operations instead of cache allow deterministic performance.
Increasing single thread performance causes super- linear power increase	Parallelism with more "small" cores
Performance and complexity of software hiding latency of asynchronous access to accelerators	Hardware scheduler based multitasking environment hides access latency
Many cycles are wasted for standard procedures – search, parse, operations on frame, timers, statistics etc)	Hardware accelerators for common tasks: lookups, parse, frame operations, timers
Performance and complexity of software ordering and synchronization	Functions are provided by hardware scheduler

### Why AIOP ?

Typical NPU: efficient but not easy to use	AIOP approach
Proprietary languages (data flow oriented, assembler etc). Sometimes restricted 'C' is used	Standard 'C' language following procedural programming paradigm. Modularity is supported thru standard language methods
Tightly coupled to control processor that has intimate knowledge of NPU	Possible to build self-contained network nodes. Data/control structures are not shared enabling independence
Congestion management is complicated because of need to handle it within stages of pipeline	Congestion management is centralized into network interface that handles it before AIOP task start





### **AIOP** Architecture Block Diagram





**#FTF2015** 

### **AIOP Memory Model**

	'C' variable	AIOP			
Stack, Thread Local Wo		Workspace memory, very fast a small	pace memory, very fast and relatively		
Static		Shared RAM			
Dynamic		DDR, Express memory, accesse	ed with DMA		
<pre>struct arp_server arp_servers[MAX_NUM_ARP_SERVENTASK int some<val;< pre=""></val;<></pre>		/FR\$1:	- Static/Share	ed RAM	
			Thread/Wor	kspace	
Code is in	<pre>arp_remove_entry(struct arp_server* arp_se union ctlu_key ctlu_rule_key; struct ctlu_lookup_result lookwp_result; int status;</pre>	erver, uint32_t ip_addr)	Stack/Workspace		
IRAM by	struct arp_entry arp_entry; DMA fron			m	
default	It DDR to				
Can be <pre>cdma_read(&amp;arp_server_ext_info, arp_server.&gt;more_info, sizeof(arp_server_ext_info)); Workspace /* Remove it from table */</pre>					
placed in	<pre>*(uint32_t*)ctlu_rule_key.key_em.key = ip_</pre>	_addr;			
DDR, /* reference counter increments here, at this point it is at least 2 */ status = ctlu_table_lookup_by_key(arp_server->table_id, &ctlu_rule_key, 4, &lookup_result);					
ShRAM etc <sup>if(status != 0)</sup> return status;					
Freescale <sup>™</sup> External Use   5 #FTF2015					

### **AIOP: Works, Tasks and Jobs**

- Tasks are created by work scheduler to accomplish Work
- Processing elements: cores, accelerators.
- Job minimal schedulable part of task that are executed by processing elements
- Task is a sequence of Jobs that share a context

 $\mathsf{TASK} = \mathsf{Job} \longrightarrow \mathsf{Job} \longrightarrow \mathsf{Job} \longrightarrow * * * \longrightarrow \mathsf{Job} \longrightarrow \mathsf{Job}$ 

 HW-based scheduler causes the Jobs to be scheduled to processing elements



### **'C' sequential program and accelerators call**



### **AIOP Task Scheduler Design**

- Task scheduler is invoked on job boundaries to schedule jobs
- The AIOP scheduling and execution model is hardware based "SMP".
   Jobs can execute on any processing element of right type
- Task scheduler is non-preemptive, based on a strict priority equal to task age
- Work scheduler accepts tasks according to sophisticated prioritization
- Latency of accelerator jobs is hidden by AIOP scheduling jobs from other tasks to keep processing element fully utilized
- Tasks do not know about each other; they cannot initiate or control each other directly
- Tasks do not know names or counts of processing element, and are never architecturally affine



### Simple reflector code and trace





 Task 221

 Task 222

 Task 223

 Task 236

 Task 237

 Task 238

 Task 239

 Task 251

 Task 252

 Task 253

 Task 254

 Task 255

External Use 9

**#FTF2015** 

### Simple reflector code and trace

```
static inline void 12 ip src dst swap(void)
   struct parse result *pr = (struct parse result *)HWC PARSE RES ADDRESS;
   uint8 t *ethhdr = PARSER GET ETH POINTER DEFAULT();
   uint8 t dst addr[NET HDR FLD ETH ADDR SIZE];
   struct ipv4hdr *ipv4 hdr;
   uint32 t ip src addr;
   uint8_t *eth_src, *eth_dst;
   /* get ETH source and destination addresses */
   eth dst = (uint8 t *)((uint32 t)PARSER GET_ETH_POINTER_DEFAULT());
   eth_src = (uint8_t *)((uint32_t)PARSER_GET_ETH_POINTER_DEFAULT() +
                    NET HDR FLD ETH ADDR SIZE);
   /* store MAC DST */
   *((uint32_t *)&dst_addr[0]) = *((uint32_t *)eth_dst);
    *((uint16 t *)&dst addr[4]) = *((uint16 t *)(eth dst + 4));
   /* set ETH destination address */
    *((uint32 t *)(&ethhdr[0])) = *((uint32 t *)(eth src));
    *((uint16_t *)(&ethhdr[4])) = *((uint16_t *)(eth_src + 4));
   /* set ETH source address */
   *((uint32_t *)(&ethhdr[6])) = *((uint32_t *)&dst_addr[0]);
    *((uint16 t *)(&ethhdr[10])) = *((uint16 t *)&dst addr[4]);
    /* get IPv4 header */
   ipv4 hdr = (struct ipv4hdr *)((uint8 t *)
           PRC GET SEGMENT ADDRESS() +
           (uint16_t)PARSER_GET_OUTER_IP_OFFSET_DEFAULT());
    /* store IP source address before changing it */
   ip src addr = ipv4 hdr->src addr;
    /* swap IP source & destination addresses */
   ipv4 hdr->src addr = ipv4 hdr->dst addr;
   ipv4 hdr->dst addr = ip src addr;
   /* we do not need to update nor the IP, nor the L4 checksum, because
    * the IP source & destination addresses were swapped and not replaced
```

External Use 10

**#FTF2015** 

\* with other values \*/

÷



### Service Layer example

```
inline int fdma store and enqueue default frame qd(
        struct fdma_queueing_destination_params *qdp,
        uint32 t
                  flags)
{
    /* command parameters and results */
    uint32_t arg1, arg2, arg3;
    int8 t res1;
    /* storage profile ID */
    uint8 t spid = *((uint8_t *) HWC_SPID_ADDRESS);
    /* prepare command parameters */
    flags &= ~FDMA EN EIS BIT;
    arg1 = FDMA_ENQUEUE_WF_ARG1(spid, PRC_GET_HANDLES(), flags);
    arg2 = FDMA ENQUEUE WF QD ARG2(qdp->qd priority, qdp->qd);
    arg3 = FDMA_ENQUEUE_WF_QD_ARG3(qdp->qdbin);
    /* store command parameters */
    stdw(arg1, arg2, HWC ACC IN ADDRESS, 0);
    *((uint32 t *)(HWC_ACC_IN_ADDRESS3)) = arg3;
    /*_stqw(arg1, arg2, arg3, 0, HWC_ACC_IN_ADDRESS, 0);*/
    /* call FDMA Accelerator */
    __e_hwacceli_(FODMA_ACCEL_ID);
    /* load command results */
    res1 = *((int8_t *) (FDMA_STATUS_ADDR));
    if (res1 == FDMA SUCCESS)
        return SUCCESS;
    else if (res1 == FDMA_ENQUEUE_FAILED_ERR)
        return -EBUSY;
    else if (res1 == FDMA BUFFER POOL DEPLETION ERR)
        return -ENOMEM;
    else
        fdma_exception_handler(FDMA_STORE_AND_ENQUEUE_DEFAULT_FRAME_QD,
                    __LINE__, (int32_t)res1);
    return (int32 t)(res1);
inline void fdma terminate task(void)
{
    /* command parameters and results */
    uint32 t arg1;
    /* prepare command parameters */
    arg1 = FDMA TERM TASK CMD ARG1();
    *((uint32 t *)(HWC ACC IN ADDRESS)) = arg1;
    /* call FDMA Accelerator */
    e hwacceli (FODMA ACCEL ID);
          freescale"
```

**#FTF2015** 

External Use 11

}

### **Interfaces and Work Scheduler**

- Work Scheduler role's is to accept work to AIOP
- Work scheduling in AIOP supports following features:
  - Bandwidth partitioning
  - Priority of different traffic within bandwidth partition
  - High priority traffic has special channel
  - Congestion control on queues

### Implementation:

- QMAN Channels for bandwidth isolation
- Interface is connected to one channel only
- Intra-channel (WQs) for different CoTs
- High priority channels for emergency traffic



### Work Scheduler role's is to accept work to AIOP



### **Operations on Frame (FDMA)**



- Frame and presentation objects are created in task workspace (local, fast memory) on packet reception
- fdma\_presentation\_t object contains copy of specific area of frame in workspace and provides methods that allow committing changes made by user on that copy, inserting and deleting of new data. One can insert data into presentation, remove data, write data
- It is possible to have multiple presentations at the same time



External Use | 14 **#FTF2015** 

### **Operations on Frame (FDMA)**

- Create new presentation in workspace (done automatically for initial frame)
- This function will commit changes that were made in workspace back to frame
- Copy and paste data from workspace to presentation
- Close frame and send to frame queue

```
int32 t fdma create presentation(
        fdma frame t* const fh,
        uint16 t initial offset,
        fdma presentation t* presentation)
```

```
int32 t fdma commit data to presentation(
   fdma presentation t* fdma presentation,
   void *starting address,
   uint16 t size)
```

```
int32 t fdma copy paste data to presentation(
    fdma presentation t *fdma presentation,
    lcl addr t src addr,
   uint16 t src size,
    uint16 t dst offset,
    uint16 t dst size
```

```
int32_t fdma_close_and_enqueue_frame_to_fqid(
   fdma frame t *frame,
   uint32 t fqid,
   uint32_t flags)
```



### **Operations on Frame (Parser)**

- Parses the frame. The parse results updated
- int parse\_data(
   char\* const data,
   int size,
   enum parser\_starting\_hxs\_code starting\_hxs,
   struct parse\_result\* results)



### **DMA operations**

 Write from workspace memory to external address

 Read from external memory to workspace address void cdma\_write( uint64\_t ext\_address, void \*ws\_src, uint16\_t size);

void cdma\_read(
 void \*ws\_dst,
 uint64\_t ext\_address,
 uint16\_t size);

struct arp\_server\_ext\_info arp\_server\_ext\_info;

External Use | 17

cdma\_read(&arp\_server\_ext\_info, arp\_server->more\_info, sizeof(arp\_server\_ext\_info));

**#FTF2015** 





### **Table operations**

Lookup an entry based on key

External Use | 18

**#FTF2015** 



## **Synchronization**

- Mutexes
  - Mutual exclusion
- RCU
  - Garbage collection
- Ordering Scope Manager (OSM)

External Use | 19

**#FTF2015** 

- Mutual exclusion and Ordering



### **Mutexes**

 Mutexes are used to prevent race conditions between different tasks using the same resource (e.g. updating/reading the same memory structures in external memory)

### Two types of locks

- Several readers are allowed in mutually exclusive section and only one writer is allowed:

Updating task – only one task can update variables

cdma\_mutex\_lock\_take(mac\_addr\_ddr, WRITE\_LOCK); cdma write(&mac addr, mac addr ddr, 6); cdma mutex lock release(mac addr ddr);

Reading task - several reading tasks may take lock simultaneously

cdma mutex lock take(mac addr ddr, READ LOCK); cdma read (&mac addr, mac addr ddr, 6); ///Do something with it cdma mutex lock release(mac addr ddr);



### RCU

- rcu\_read\_lock(): Marks an RCU-protected data structure so that it won't be reclaimed for the full duration of that critical section. In our case, this function typically done on task creation time.
- rcu\_read\_unlock(): Used by a reader to inform the reclaimer that the reader is exiting an RCU read-side critical section.
- synchronize\_rcu(): It blocks until all pre-existing RCU read-side critical sections on all CPUs have completed.



### Ordering is about queues, queues cross AIOP

- Some packets pass through AIOP for near wire rate processing
- A queue within AIOP is identified by ScopeID
- AIOP applications manipulate ScopeID to enable concurrency while maintaining order
- Packets which transition through the same queues (ScopeIDs) remain ordered





### **Scope construction/transformation**

- Scopes can be a hash of header fields (classification)
  - Initial automatic on arrival to AIOP
- Vocabulary of transformations into new scopes from old scopes
- Or reclassify with new hash
- Software controls "steps" of a program
- Each step is a queue and as always a sequence of queues define order
- Software does not need to know the absolute value, only the step of a flow





## Tasks follow rules with ScopeID (queue)

- A task's position in a queue is called TPOS
- A task's position within a subqueue for exclusivity is called XPOS
- Tasks may wait for exclusivity (red) or wait to transition to the next queue (purple)
- WX->XX->XC->WT
- All tasks not waiting are running concurrently

External Use 24

- One task knows it is exclusive
- Queues are always FIFO





### **Possible application design**

- Start concurrent, TLU access to gather flow data structure
- Transition to exclusive to access/modify flow data
- Relinquish exclusivity to perform remain work (stats perhaps)
- Transition to exclusive to forward packet in order



### Age priority versus order constraint

- · Cores have task slots, WRKS assigns packets to task slots, it is static (no migration)
- Tasks are assigned a global age tracked in a global age record
- Tasks are a sequence of software and hardware jobs to be run by cores or accelerators
- Each core has a scheduler (CTS) to schedule software jobs based on age (priority)
- Accelerators have a single scheduler to schedule hardware jobs based on age (priority)
- OSM tracks order constraints of tasks (illusion of queues) and inhibits them from being scheduled as needed (inhibits scheduling)
  - But software must inform OSM when it wants to move from (ordering) queue to queue within AIOP



### **Example of Ordering Constraint in Trace**





External Use | 27 #FTF

#FTF2015

### **AIOP Packet Processor Details for LS2085A**

#### Cores

- 16 e200z490 32-bit cores (4 clusters of 4 cores each) with 256 hardware threads
- 8 KB I-cache per core, 32 KB Workspace SRAM per core partitioned between up to 16 tasks
- 128 KB shared IRAM per cluster of 4 cores
- 256 KB Shared SRAM shared across AIOP tile
- Accelerators:
  - Table Look-up Unit, support 17MSPS LPM, 51MSPS EM and 17MSPS ACL (10K rules in PEB) operations concurrently
    - EM key size up to 124B; LPM key sizes, 4 byte EM + 4 byte LPM (IPv4) or 4byte EM + 16 byte LPM (IPv6)
    - ACL key size up to 56B
  - Parse/Classify, 30MOPS
  - Frame DMA,Context DMA, 17MPPS packet presentation/enqueue with 3 context DMA operation combined
  - Timer Manager, Millions of timer supported
  - Stats Engine, 32 in-flight stats command executed concurrently with buffers up to 2K commands.
- Schedulers:
  - Accelerator Scheduler, Work Scheduler, Ordering Scope Manager, per Core Task Scheduler

28

External Use



### LS2085 Packet Processing Performance Goals

Early performance validation results confirm that LS2085r1 samples meet performance expectations for applications highlighted in green. The other applications are currently tested in the lab.

#### **Use-cases / Benchmarks** LS2085 Target Complex Fwd Packet Processing 20Gbps @128B Packet Size (on track for 10K Algorithmic Access Control List (ACL) Rules production silicon) 5 classification stages per frame 1. Virtual Interface Lookup (exact match - EM) 2. IP SA Spoof Check (EM) Policy Based Routing – Access Control List (ACL) 4. IP Forward - Longest Prefix Match (LPM) 5. ARP Table Lookup (EM) 80Gbps @64B Packet Size (on track for production silicon) L2 Switch – Physical 20Gbps @ 128B Netflow (IPFIX) Packet Processing 20Gbps @64B Packet Size (on track for Simple IP Fwd production silicon) 15Gbps @ 390B Simple IPSec Fwd



External Use | 29 **#FTF2015** 

### **AIOP boot process**





External Use | 30 #F

#FTF2015

 $\langle \rangle$ 

### **AIOP Software: Building Blocks**



**#FTF2015** 



 $\langle \rangle$ 

### AIOP integration – depends on specific application !

- AIOP network node with network interfaces and command control interfaces.
- AIOP is generally easier to program for efficient packet processing then GPP
- AIOP program looks and acts very similar to general purpose processor program ("sequential" 'C')





**#FTF2015** 

# **Specialized "Network Application" - Monitoring**



### **Management/Control and Data plane Architecture**

- Forwarding plane is decoupled from control plane thru well defined API
- Examples:
   OpenFlow Switch





### Management/Control in ARM and Data plane in AIOP

- AIOP is built especially to make easy and efficient implementation of data plane
- It is possible to retain the same API between Control Plane and Data Plane





### **AIOP Enablement options**

	Use Freescale Integration	Adjust Freescale Integration	Integrate by yourself	
Use MKT ready apps	$\checkmark$	$\checkmark$		AIOP is "black Box"
Adjust Freescale applications*	-	$\checkmark$	$\checkmark$	AIOP is "white box"
Write your own	<b>√</b>	$\checkmark$	$\checkmark$	

\* Freescale services organization may help with this work

**#FTF2015** 

External Use 36







www.Freescale.com

© 2015 Freescale Semiconductor, Inc. | External Use