

S32 DESIGN STUDIO TOOLS

PATRICK W. MENTER

ENGINEERING MANAGER TOOLS ENABLEMENT
AUTOMOTIVE MICROCONTROLLERS & PROCESSORS

AMF-AUT-T2814 | AUGUST 2017



SECURE CONNECTIONS
FOR A SMARTER WORLD

NXP and the NXP logo are trademarks of NXP B.V. All other product or service names are the property of their respective owners. © 2017 NXP B.V.
PUBLIC



AGENDA

- What is the S32 Design Studio
- Current Tools for ARM Based Processors
- Current Tools for e200 Based Processors
- New Tools for Vision Application Development
- In Summary







01.

What is the S32 Design Studio

Introduces the concept of the S32 Design Studio with some background for these tools.

Ease of use with Tools & Software a driving priority

- Tools & SW are the **#1 decision criteria** for our customers - **enables** our customers to use our silicon, defines our customer's **user experience**, drives up the **value & reuse** of our products.
- Customer needs increase significantly with product complexity/performance. **T1/OEMs expect Tools & SW** improvement from IC suppliers as it is fundamental to their R&D productivity (3 SW engineers for every HW Engineer)
- SW is where our customers **spend the most time in development**
- We are a **solution provider** (SW and Si)



Common Enablement across products

Consistent Software and Tools offering

Eco-System


Tools & Software
Safety & Security

Development Tools

Supports all targets
Consistent look and feel


Software Enablement

Consistent APIs
Production Quality



S32 Design Studio – Basic Tool Frame Work is Eclipse Based


GNU C Compiler
GCC from ARM M and A cores
GCC for Power Architecture
Solid Standard GCC Compilers



Basic Eclipse Backplane
C/C++ Development Tools
Integrated Editor with C/C++ tools
Managed Make Facility
Over 10,000 Eclipse Plug-in Available

GNU Debugger
Basic Debugger interface
to low cost JTAG debugger
(P&E, and Segger)

S32 Design Studio – Premium Compiler Support




3rd Party Premium Compiler Support
ISO Certified compilers to support

Examples: GHS and IAR both have ISO26262 certifications
and Certification Kits

Best in Class Compilers for Code Density
and Code Performance

S32 Design Studio – Premium Debugger Support




3rd Party Premium Debugger Support

When required for Trace of code execution and advanced debugging with Industry leading tools

- Lauterbach
- iSystems
- PLS

These debuggers plug-in to the S32 Development Studio seamlessly integrated for use when the most difficult software problems need to be solved

S32 Design Studio – NXP Software and Tools Integration



NXP Developed Tools Support Integrated into S32 Design Studio

- Processor Expert
- FreeMASTER
- DDR Configuration (Processor Expert)

NXP Software Integrated into the tool as part of shipping package
When customer creates a new project he can include NXP software as part of project creation, no more user needing to search for and integrate Freescale software

Automotive Math And Motor Control Libraries

- Libraries included automatically
- Use just needs to drag functions into source files to utilize

Software SDK functions available in the environment

- Bare Metal Drivers available directly in tool for ease of use
- Drag and drop into source to utilize.



02.

Current Tools for ARM Based Processors



Tools Supporting our Families of ARM Processors

S32 Design Studio for ARM Tools

- Eclipse Based Integrated Development Environment
 - Editor for Source code Editing
- GCC Compiler build into tool
 - GCC for ARM M-core and A-core based processors
 - GHS and IAR compilers - (Premium Compilers)
- Integrated Debuggers
 - Low Cost Debugger
 - P&E Micro
 - Segger
 - IAR
 - iSystems,
 - High End Debugger (Premium Debuggers)
 - Lauterbach
 - iSystems

New Project Wizard - S32DS for ARM

- Create a New Project
 - Select Part
 - Select SW Integration



Configure the Part I/O – Use the Pin Wizard

The screenshot displays the NXP Design Studio Pin Wizard for the S32K144_100 microcontroller. The central area shows a pin diagram with various pins connected to peripheral modules. On the left, a table lists peripheral registers. On the right, a table shows the configuration for the ADC0 and ADC1 peripherals.

| Reg. name | Init. value | After reset | Address |
|----------------------|-------------|-------------|----------|
| Peripheral registers | | | |
| PORTA_PCR0 | 00000000 | 00000000 | 40149000 |
| PORTA_PCR1 | 00000000 | 00000000 | 40149004 |
| PORTA_PCR2 | 00000000 | 00000000 | 40149008 |
| PORTA_PCR3 | 00000000 | 00000000 | 4014900C |
| PORTA_PCR4 | 00000703 | 00000703 | 40149010 |
| PORTA_PCR5 | 00000713 | 00000713 | 40149014 |
| PORTA_PCR6 | 00000000 | 00000000 | 40149018 |
| PORTA_PCR7 | 00000000 | 00000000 | 4014901C |
| PORTA_PCR8 | 00000000 | 00000000 | 40149020 |
| PORTA_PCR9 | 00000000 | 00000000 | 40149024 |
| PORTA_PCR10 | 00000740 | 00000740 | 40149028 |
| PORTA_PCR11 | 00000000 | 00000000 | 4014902C |
| PORTA_PCR12 | 00000000 | 00000000 | 40149030 |
| PORTA_PCR13 | 00000000 | 00000000 | 40149034 |
| PORTA_PCR14 | 00000000 | 00000000 | 40149038 |
| PORTA_PCR15 | 00000000 | 00000000 | 4014903C |
| PORTA_PCR16 | 00000000 | 00000000 | 40149040 |
| PORTA_PCR17 | 00000000 | 00000000 | 40149044 |
| PORTA_PCR18 | 00000000 | 00000000 | 40149048 |
| PORTA_PCR19 | 00000000 | 00000000 | 4014904C |
| PORTA_PCR20 | 00000000 | 00000000 | 40149050 |
| PORTA_PCR21 | 00000000 | 00000000 | 40149054 |
| PORTA_PCR22 | 00000000 | 00000000 | 40149058 |
| PORTA_PCR23 | 00000000 | 00000000 | 4014905C |
| PORTA_PCR24 | 00000000 | 00000000 | 40149060 |
| PORTA_PCR25 | 00000000 | 00000000 | 40149064 |
| PORTA_PCR26 | 00000000 | 00000000 | 40149068 |
| PORTA_PCR27 | 00000000 | 00000000 | 4014906C |
| PORTA_PCR28 | 00000000 | 00000000 | 40149070 |
| PORTA_PCR29 | 00000000 | 00000000 | 40149074 |
| PORTA_PCR30 | 00000000 | 00000000 | 40149078 |
| PORTA_PCR31 | 00000000 | 00000000 | 4014907C |
| PORTA_GPCLR | 00000000 | 00000000 | 40149080 |

| Peripheral | Module | Module | Module | Module |
|------------|----------|------------|---------|--------|
| ADC0 | CAN1 | CAN2 | CMPO | DCN1 |
| CAN1 | CAN2 | CMPO | DCN1 | CAC |
| CSE_PRAM | DCI | DNA | DMA4/2D | DM |
| EMM | EMM | FSB0 | FTC | FTM0 |
| FTM0 | FTM2 | FTM3 | ITAG | LMEM |
| SPDC0 | LRTO | LPSTR0 | SPSR0 | LPSTR2 |
| LPSTR0 | LPSTR1 | LPSTR2 | LPSTR3 | MCN |
| MPU | MSCM | ICC | POB0 | FDL1 |
| PMC | PORTA | PORTB | PORTC | PORTD |
| PORTC | PORTA | PORTB | PORTC | PORTD |
| ITE | Platform | PowerWaker | SCM | RTC |
| S32_MBC | SC0 | EM | SMC | SWD |
| SpTMR | TRGMUX | WDOG | | |

| Signal | Pin/Signal Selection | Direction |
|------------|----------------------|-----------|
| ADC0 | | |
| Channel 0 | PTA0 | Input |
| Channel 1 | PTA1 | Input |
| Channel 2 | PTA6 | Input |
| Channel 3 | PTA7 | Input |
| Channel 4 | PTB0 | Input |
| Channel 5 | PTB1 | Input |
| Channel 6 | PTB2 | Input |
| Channel 7 | PTB3 | Input |
| Channel 8 | PTC0 | Input |
| Channel 9 | PTC1 | Input |
| Channel 10 | PTC2 | Input |
| Channel 11 | PTC3 | Input |
| Channel 12 | PTC14 | Input |
| Channel 13 | PTC15 | Input |
| Channel 14 | PTC16 | Input |
| Channel 15 | PTC17 | Input |
| ADC1 | | |
| Channel 0 | PTA2 | Input |
| Channel 1 | PTA3 | Input |
| Channel 2 | PTD2 | Input |
| Channel 3 | PTD3 | Input |
| Channel 4 | PTC6 | Input |
| Channel 5 | PTC7 | Input |
| Channel 6 | PTD4 | Input |
| Channel 7 | PTB12 | Input |
| Channel 8 | PTB13 | Input |
| Channel 9 | PTB14 | Input |
| Channel 10 | PTB2 | Input |

Configure the Devices on the Part – Clocks

The screenshot shows the S32 Design Studio for ARM interface. The main window displays the 'Clock configurations' tool. The 'Clock configurations' tab is active, showing a table of clock configurations. The 'Clock configuration #1' is selected, and its details are shown in the 'Details for selected row' section. The 'Clock configuration #1' section contains several sub-tables: 'Peripheral clocks', 'Functional clocks', 'Interface clocks', and 'Clock sources'.

Peripheral clocks

| Clock Name | Enable | Interface Clock | Functional Clock | Multiply | Divide | Frequency |
|--------------|--------------------------|-----------------|------------------|----------|--------|-----------|
| ADCL_CLK | <input type="checkbox"/> | BUS_CLK | SRCDIV0_CLK | | | 8 Hz |
| ADCL1_CLK | <input type="checkbox"/> | BUS_CLK | SRCDIV0_CLK | | | 8 Hz |
| CMPE_CLK | <input type="checkbox"/> | BUS_CLK | | | | |
| CRCC_CLK | <input type="checkbox"/> | BUS_CLK | | | | |
| DMAMUX0_CLK | <input type="checkbox"/> | BUS_CLK | | | | |
| EWME_CLK | <input type="checkbox"/> | BUS_CLK | | | | |
| FlexCAN0_CLK | <input type="checkbox"/> | SYS_CLK | | | | |

Functional clocks

| Clock Name | DNV1_CLK (x=1,2) | DNV1_CLK Frequency | DNV2_CLK (x=2) | DNV2_CLK Frequency | Description |
|----------------------|------------------|--------------------|----------------|--------------------|-----------------------------|
| SRCDIV0_CLK (x=1,2) | SRCL_CLK/1 | 8 MHz | SRCL_CLK/1 | 8 MHz | SRCL_CLK Divide x: (x=1,2) |
| FRCDIV0_CLK (x=1,2) | FRCL_CLK/1 | 40 MHz | FRCL_CLK/1 | 40 MHz | FRCL_CLK Divide x: (x=1,2) |
| SOSCDIV0_CLK (x=1,2) | SOSCL_CLK/1 | 8 MHz | SOSCL_CLK/1 | 8 MHz | SOSCL_CLK Divide x: (x=1,2) |
| SPLDIV0_CLK (x=1,2) | SPLL_CLK/1 | 112 MHz | SPLL_CLK/1 | 112 MHz | SPLL_CLK Divide x: (x=1,2) |

Interface clocks

| Clock Name | RUN | Freq. in RUN Mode | VLPR | Freq. in VLPR Mode | HSRUN | Freq. in HSRUN Mode | Description |
|------------|------------|-------------------|------------|--------------------|------------|---------------------|--------------|
| SCS_CLK | FRCL_CLK | 40 MHz | SRCL_CLK | 8 MHz | SPLL_CLK | 112 MHz | System clock |
| SYS_CLK | FRCL_CLK/1 | 40 MHz | SRCL_CLK/2 | 4 MHz | SPLL_CLK/1 | 112 MHz | Core clock |
| BUS_CLK | FRCL_CLK/2 | 24 MHz | SRCL_CLK/1 | 4 MHz | SPLL_CLK/2 | 56 MHz | Bus clock |
| SLOW_CLK | FRCL_CLK/2 | 24 MHz | SRCL_CLK/4 | 1 MHz | SPLL_CLK/4 | 28 MHz | Flash clock |

Clock sources

| Clock Name | Enable | Reference | Divide | Multiply | Frequency | Monitor | Description |
|------------|--------------------------|--------------------|--------|----------|-----------|----------|-------------------------------|
| SRCL_CLK | <input type="checkbox"/> | | | | 8.0 MHz | | Slow internal reference clock |
| FRCL_CLK | <input type="checkbox"/> | | | | 40.0 MHz | | Fast internal reference clock |
| SOSCL_CLK | <input type="checkbox"/> | Crystal oscillator | | | 800000 | Disabled | System oscillator clock |

Processor Expert
Jun 12, 2017 2:48:35 PM Starting Processor Expert service
System directory = C:\NXP\S32DS ARM v1.3\eclipse\ProcessorExpert

S32 Design Studio for ARM Tools

- Processor Expert Configuration Tool
 - Peripheral and Clock configuration
 - Pin I/O allocation and configuration
 - SDK Driver configuration - S32 SDK for S32K
 - RTOS Configuration – FreeRTOS for S32K
- Integrated SDKs for KEA, MAC57xx, S32K
 - KEA SDK – Demonstration Quality
 - MAC57xx – Demonstration Quality
 - S32K – Production Quality
- Integrated RTOS for MAC57xx and S32K
 - MQX for MAC57xx
 - FreeRTOS for S32K
- Integrated Automotive Math and Motor Control Libraries – Core Optimized Functions
 - KEA
 - S32K

FreeRTOS Configuration

The screenshot displays the NXP IDE interface for configuring the FreeRTOS component. The main window is titled "Component Inspector - FreeRTOS" and shows the "Properties" tab for the "FreeRTOS" component. The "General" sub-tab is active, displaying various configuration parameters.

Component Information:

- Component name: FreeRTOS
- FreeRTOS version: V8.2.1
- Component version: S32K144_SDK01

Configuration Parameters:


| Parameter | Value |
|---------------------------------|-------------------------------------|
| CPU family | Cortex M4 |
| Kernel interrupt priority | 15 |
| Max. SysCall interrupt priority | 1 |
| CPU core clock [Hz] | 48000000 |
| CPU BUS clock [Hz] | 24000000 |
| Tick interrupt frequency [Hz] | 1000 |
| Max. number of task priorities | 8 |
| Minimal stack size | 200 |
| Max. task name length | 12 |
| Use 16 bit ticks | <input type="checkbox"/> |
| Idle should yield | <input checked="" type="checkbox"/> |
| Use preemption scheduler | <input checked="" type="checkbox"/> |
| ASSERT() function | <input checked="" type="checkbox"/> |

The "ASSERT() function" is currently selected, showing a macro definition of 1 line(s). The left sidebar shows the "Components" tree with "FreeRTOS" expanded under "OS".

S32 Design Studio for ARM Roadmap 2017 – 2018

2017

2018



Common features/Tools support:

Compiler Support

- GCC (M0+,M4,A5,A53)
- GHS, IAR

Device support:

- KEA
- S32K1xx
- S32V234
- MAC57xx

Integrated Debugger Support

- Lauterbach
- P&E
- Segger
- iSystems
- IAR

Tools Libraries Integrated

- FreeMASTER Interface Library

Software Integration

- S32K SDK (production quality SDK)
- KEA SDK (demo quality)
- MAC57xx SDK (demo quality)
- FreeRTOS OS (S32K)
- MQX OS (MAC57xx)
- AMMC Library (production quality)

Miscellaneous Features

- Processor Expert Configuration Tool
- Pin Mux Tool
- Collateral Access Page
- SDK Browser





03.

Current Tools for e200 Processors

Tools Supporting our Families of e200 based Processors (MPC56xx, MPC57xx)

S32 Design Studio for e200 Tools

- Eclipse Based Integrated Development Environment
 - Editor for Source code Editing
- GCC Compiler build into tool
 - GCC for e200 cores V4.9
 - GHS and DIAB compilers - (Premium Compilers)
- Integrated Debuggers
 - Low Cost Debugger
 - P&E Micro
 - iSystems
 - High End Debugger (Premium Debuggers)
 - Lauterbach
 - PLS
 - iSystems

S32 Design Studio for ARM Tools

- Integrated SDKs for MPC574xG
 - MPC57xG SDK – Production Quality
- Integrated RTOS for MPC574xG
 - FreeRTOS for MPC574xG
- Integrated Automotive Math and Motor Control Libraries – Core Optimized Functions
 - All e200 Cores
- NPI Support
 - MPC57xx Family and Cores
 - 80% of MPC56xx Family and Cores

S32 Design Studio with Pin Configuration

The screenshot displays the S32 Design Studio interface. On the left, the 'PinSettings' panel shows a list of peripheral registers with their initial and reset values. The main workspace shows a pin configuration table for the MPC5748G_324 processor.

| PinSetting | ADC_0 | ADC_1 | APLA_0 | APLA_1 | APLA_2 |
|------------|-----------|----------|----------|----------|----------|
| APLA_1 | ACTV | CSPHAC | CANL_0 | CANL_1 | CANL_2 |
| CANL_2 | CANL_4 | CANL_5 | CANL_6 | CANL_7 | CHP_0 |
| CHP_1 | CMV_1 | CHU | CPU | CRC | DCI |
| Data | DMAMUL_0 | DMAMUL_1 | DSPL_0 | DSPL_1 | DSPL_2 |
| ENET_1 | ENET_2 | ENET_3 | ESL_0 | ESL_1 | FCO |
| IBC | IR | PGSC | QPI | SDC_0 | SDC_1 |
| SDC_2 | US_0 | US_1 | US_2 | US_3 | INTC |
| IDC | LNPe0_0 | LNPe0_1 | LNPe0_2 | LNPe0_3 | LNPe0_4 |
| LNPe0_5 | LNPe0_6 | LNPe0_7 | LNPe0_8 | LNPe0_9 | LNPe0_10 |
| LNPe0_11 | LNPe0_12 | LNPe0_13 | LNPe0_14 | LNPe0_15 | LNPe0_16 |
| LNPe0_17 | LNPe0_18 | LNPe0_19 | LNPe0_20 | LNPe0_21 | LNPe0_22 |
| LNPe0_23 | LNPe0_24 | LNPe0_25 | LNPe0_26 | LNPe0_27 | LNPe0_28 |
| LNPe0_29 | LNPe0_30 | LNPe0_31 | LNPe0_32 | LNPe0_33 | LNPe0_34 |
| MEML_0 | MEML_1 | MRB | PASS | PCM | FLASH |
| RT | RLDB | PVCDB | IRAMC_0 | IRAMC_1 | IRAMC_2 |
| Platform | PowerA000 | ITC | SDMA02 | SDC | SDC_1 |
| SNPL_0 | SNPL_1 | SNPL_2 | SNPL_3 | SNPL_4 | SNPL_5 |
| SNPL_6 | SNPL_7 | SNPL_8 | SNPL_9 | SNPL_10 | SNPL_11 |
| SNPL_12 | SNPL_13 | SNPL_14 | SNPL_15 | SNPL_16 | SNPL_17 |
| SNPL_18 | SNPL_19 | SNPL_20 | SNPL_21 | SNPL_22 | SNPL_23 |
| SNPL_24 | SNPL_25 | SNPL_26 | SNPL_27 | SNPL_28 | SNPL_29 |
| SNPL_30 | SNPL_31 | SNPL_32 | SNPL_33 | SNPL_34 | SNPL_35 |
| SNPL_36 | SNPL_37 | SNPL_38 | SNPL_39 | SNPL_40 | SNPL_41 |
| SNPL_42 | SNPL_43 | SNPL_44 | SNPL_45 | SNPL_46 | SNPL_47 |
| SNPL_48 | SNPL_49 | SNPL_50 | SNPL_51 | SNPL_52 | SNPL_53 |
| SNPL_54 | SNPL_55 | SNPL_56 | SNPL_57 | SNPL_58 | SNPL_59 |
| SNPL_60 | SNPL_61 | SNPL_62 | SNPL_63 | SNPL_64 | SNPL_65 |
| SNPL_66 | SNPL_67 | SNPL_68 | SNPL_69 | SNPL_70 | SNPL_71 |
| SNPL_72 | SNPL_73 | SNPL_74 | SNPL_75 | SNPL_76 | SNPL_77 |
| SNPL_78 | SNPL_79 | SNPL_80 | SNPL_81 | SNPL_82 | SNPL_83 |
| SNPL_84 | SNPL_85 | SNPL_86 | SNPL_87 | SNPL_88 | SNPL_89 |
| SNPL_90 | SNPL_91 | SNPL_92 | SNPL_93 | SNPL_94 | SNPL_95 |
| SNPL_96 | SNPL_97 | SNPL_98 | SNPL_99 | SNPL_100 | SNPL_101 |
| SNPL_102 | SNPL_103 | SNPL_104 | SNPL_105 | SNPL_106 | SNPL_107 |
| SNPL_108 | SNPL_109 | SNPL_110 | SNPL_111 | SNPL_112 | SNPL_113 |
| SNPL_114 | SNPL_115 | SNPL_116 | SNPL_117 | SNPL_118 | SNPL_119 |
| SNPL_120 | SNPL_121 | SNPL_122 | SNPL_123 | SNPL_124 | SNPL_125 |
| SNPL_126 | SNPL_127 | SNPL_128 | SNPL_129 | SNPL_130 | SNPL_131 |
| SNPL_132 | SNPL_133 | SNPL_134 | SNPL_135 | SNPL_136 | SNPL_137 |
| SNPL_138 | SNPL_139 | SNPL_140 | SNPL_141 | SNPL_142 | SNPL_143 |
| SNPL_144 | SNPL_145 | SNPL_146 | SNPL_147 | SNPL_148 | SNPL_149 |
| SNPL_150 | SNPL_151 | SNPL_152 | SNPL_153 | SNPL_154 | SNPL_155 |
| SNPL_156 | SNPL_157 | SNPL_158 | SNPL_159 | SNPL_160 | SNPL_161 |
| SNPL_162 | SNPL_163 | SNPL_164 | SNPL_165 | SNPL_166 | SNPL_167 |
| SNPL_168 | SNPL_169 | SNPL_170 | SNPL_171 | SNPL_172 | SNPL_173 |
| SNPL_174 | SNPL_175 | SNPL_176 | SNPL_177 | SNPL_178 | SNPL_179 |
| SNPL_180 | SNPL_181 | SNPL_182 | SNPL_183 | SNPL_184 | SNPL_185 |
| SNPL_186 | SNPL_187 | SNPL_188 | SNPL_189 | SNPL_190 | SNPL_191 |
| SNPL_192 | SNPL_193 | SNPL_194 | SNPL_195 | SNPL_196 | SNPL_197 |
| SNPL_198 | SNPL_199 | SNPL_200 | SNPL_201 | SNPL_202 | SNPL_203 |
| SNPL_204 | SNPL_205 | SNPL_206 | SNPL_207 | SNPL_208 | SNPL_209 |
| SNPL_210 | SNPL_211 | SNPL_212 | SNPL_213 | SNPL_214 | SNPL_215 |
| SNPL_216 | SNPL_217 | SNPL_218 | SNPL_219 | SNPL_220 | SNPL_221 |
| SNPL_222 | SNPL_223 | SNPL_224 | SNPL_225 | SNPL_226 | SNPL_227 |
| SNPL_228 | SNPL_229 | SNPL_230 | SNPL_231 | SNPL_232 | SNPL_233 |
| SNPL_234 | SNPL_235 | SNPL_236 | SNPL_237 | SNPL_238 | SNPL_239 |
| SNPL_240 | SNPL_241 | SNPL_242 | SNPL_243 | SNPL_244 | SNPL_245 |
| SNPL_246 | SNPL_247 | SNPL_248 | SNPL_249 | SNPL_250 | SNPL_251 |
| SNPL_252 | SNPL_253 | SNPL_254 | SNPL_255 | SNPL_256 | SNPL_257 |
| SNPL_258 | SNPL_259 | SNPL_260 | SNPL_261 | SNPL_262 | SNPL_263 |
| SNPL_264 | SNPL_265 | SNPL_266 | SNPL_267 | SNPL_268 | SNPL_269 |
| SNPL_270 | SNPL_271 | SNPL_272 | SNPL_273 | SNPL_274 | SNPL_275 |
| SNPL_276 | SNPL_277 | SNPL_278 | SNPL_279 | SNPL_280 | SNPL_281 |
| SNPL_282 | SNPL_283 | SNPL_284 | SNPL_285 | SNPL_286 | SNPL_287 |
| SNPL_288 | SNPL_289 | SNPL_290 | SNPL_291 | SNPL_292 | SNPL_293 |
| SNPL_294 | SNPL_295 | SNPL_296 | SNPL_297 | SNPL_298 | SNPL_299 |
| SNPL_300 | SNPL_301 | SNPL_302 | SNPL_303 | SNPL_304 | SNPL_305 |
| SNPL_306 | SNPL_307 | SNPL_308 | SNPL_309 | SNPL_310 | SNPL_311 |
| SNPL_312 | SNPL_313 | SNPL_314 | SNPL_315 | SNPL_316 | SNPL_317 |
| SNPL_318 | SNPL_319 | SNPL_320 | SNPL_321 | SNPL_322 | SNPL_323 |
| SNPL_324 | SNPL_325 | SNPL_326 | SNPL_327 | SNPL_328 | SNPL_329 |
| SNPL_330 | SNPL_331 | SNPL_332 | SNPL_333 | SNPL_334 | SNPL_335 |
| SNPL_336 | SNPL_337 | SNPL_338 | SNPL_339 | SNPL_340 | SNPL_341 |
| SNPL_342 | SNPL_343 | SNPL_344 | SNPL_345 | SNPL_346 | SNPL_347 |
| SNPL_348 | SNPL_349 | SNPL_350 | SNPL_351 | SNPL_352 | SNPL_353 |
| SNPL_354 | SNPL_355 | SNPL_356 | SNPL_357 | SNPL_358 | SNPL_359 |
| SNPL_360 | SNPL_361 | SNPL_362 | SNPL_363 | SNPL_364 | SNPL_365 |
| SNPL_366 | SNPL_367 | SNPL_368 | SNPL_369 | SNPL_370 | SNPL_371 |
| SNPL_372 | SNPL_373 | SNPL_374 | SNPL_375 | SNPL_376 | SNPL_377 |
| SNPL_378 | SNPL_379 | SNPL_380 | SNPL_381 | SNPL_382 | SNPL_383 |
| SNPL_384 | SNPL_385 | SNPL_386 | SNPL_387 | SNPL_388 | SNPL_389 |
| SNPL_390 | SNPL_391 | SNPL_392 | SNPL_393 | SNPL_394 | SNPL_395 |
| SNPL_396 | SNPL_397 | SNPL_398 | SNPL_399 | SNPL_400 | SNPL_401 |
| SNPL_402 | SNPL_403 | SNPL_404 | SNPL_405 | SNPL_406 | SNPL_407 |
| SNPL_408 | SNPL_409 | SNPL_410 | SNPL_411 | SNPL_412 | SNPL_413 |
| SNPL_414 | SNPL_415 | SNPL_416 | SNPL_417 | SNPL_418 | SNPL_419 |
| SNPL_420 | SNPL_421 | SNPL_422 | SNPL_423 | SNPL_424 | SNPL_425 |
| SNPL_426 | SNPL_427 | SNPL_428 | SNPL_429 | SNPL_430 | SNPL_431 |
| SNPL_432 | SNPL_433 | SNPL_434 | SNPL_435 | SNPL_436 | SNPL_437 |
| SNPL_438 | SNPL_439 | SNPL_440 | SNPL_441 | SNPL_442 | SNPL_443 |
| SNPL_444 | SNPL_445 | SNPL_446 | SNPL_447 | SNPL_448 | SNPL_449 |
| SNPL_450 | SNPL_451 | SNPL_452 | SNPL_453 | SNPL_454 | SNPL_455 |
| SNPL_456 | SNPL_457 | SNPL_458 | SNPL_459 | SNPL_460 | SNPL_461 |
| SNPL_462 | SNPL_463 | SNPL_464 | SNPL_465 | SNPL_466 | SNPL_467 |
| SNPL_468 | SNPL_469 | SNPL_470 | SNPL_471 | SNPL_472 | SNPL_473 |
| SNPL_474 | SNPL_475 | SNPL_476 | SNPL_477 | SNPL_478 | SNPL_479 |
| SNPL_480 | SNPL_481 | SNPL_482 | SNPL_483 | SNPL_484 | SNPL_485 |
| SNPL_486 | SNPL_487 | SNPL_488 | SNPL_489 | SNPL_490 | SNPL_491 |
| SNPL_492 | SNPL_493 | SNPL_494 | SNPL_495 | SNPL_496 | SNPL_497 |
| SNPL_498 | SNPL_499 | SNPL_500 | SNPL_501 | SNPL_502 | SNPL_503 |
| SNPL_504 | SNPL_505 | SNPL_506 | SNPL_507 | SNPL_508 | SNPL_509 |
| SNPL_510 | SNPL_511 | SNPL_512 | SNPL_513 | SNPL_514 | SNPL_515 |
| SNPL_516 | SNPL_517 | SNPL_518 | SNPL_519 | SNPL_520 | SNPL_521 |
| SNPL_522 | SNPL_523 | SNPL_524 | SNPL_525 | SNPL_526 | SNPL_527 |
| SNPL_528 | SNPL_529 | SNPL_530 | SNPL_531 | SNPL_532 | SNPL_533 |
| SNPL_534 | SNPL_535 | SNPL_536 | SNPL_537 | SNPL_538 | SNPL_539 |
| SNPL_540 | SNPL_541 | SNPL_542 | SNPL_543 | SNPL_544 | SNPL_545 |
| SNPL_546 | SNPL_547 | SNPL_548 | SNPL_549 | SNPL_550 | SNPL_551 |
| SNPL_552 | SNPL_553 | SNPL_554 | SNPL_555 | SNPL_556 | SNPL_557 |
| SNPL_558 | SNPL_559 | SNPL_560 | SNPL_561 | SNPL_562 | SNPL_563 |
| SNPL_564 | SNPL_565 | SNPL_566 | SNPL_567 | SNPL_568 | SNPL_569 |
| SNPL_570 | SNPL_571 | SNPL_572 | SNPL_573 | SNPL_574 | SNPL_575 |
| SNPL_576 | SNPL_577 | SNPL_578 | SNPL_579 | SNPL_580 | SNPL_581 |
| SNPL_582 | SNPL_583 | SNPL_584 | SNPL_585 | SNPL_586 | SNPL_587 |
| SNPL_588 | SNPL_589 | SNPL_590 | SNPL_591 | SNPL_592 | SNPL_593 |
| SNPL_594 | SNPL_595 | SNPL_596 | SNPL_597 | SNPL_598 | SNPL_599 |
| SNPL_600 | SNPL_601 | SNPL_602 | SNPL_603 | SNPL_604 | SNPL_605 |
| SNPL_606 | SNPL_607 | SNPL_608 | SNPL_609 | SNPL_610 | SNPL_611 |
| SNPL_612 | SNPL_613 | SNPL_614 | SNPL_615 | SNPL_616 | SNPL_617 |
| SNPL_618 | SNPL_619 | SNPL_620 | SNPL_621 | SNPL_622 | SNPL_623 |
| SNPL_624 | SNPL_625 | SNPL_626 | SNPL_627 | SNPL_628 | SNPL_629 |
| SNPL_630 | SNPL_631 | SNPL_632 | SNPL_633 | SNPL_634 | SNPL_635 |
| SNPL_636 | SNPL_637 | SNPL_638 | SNPL_639 | SNPL_640 | SNPL_641 |
| SNPL_642 | SNPL_643 | SNPL_644 | SNPL_645 | SNPL_646 | SNPL_647 |
| SNPL_648 | SNPL_649 | SNPL_650 | SNPL_651 | SNPL_652 | SNPL_653 |
| SNPL_654 | SNPL_655 | SNPL_656 | SNPL_657 | SNPL_658 | SNPL_659 |
| SNPL_660 | SNPL_661 | SNPL_662 | SNPL_663 | SNPL_664 | SNPL_665 |
| SNPL_666 | SNPL_667 | SNPL_668 | SNPL_669 | SNPL_670 | SNPL_671 |
| SNPL_672 | SNPL_673 | SNPL_674 | SNPL_675 | SNPL_676 | SNPL_677 |
| SNPL_678 | SNPL_679 | SNPL_680 | SNPL_681 | SNPL_682 | SNPL_683 |
| SNPL_684 | SNPL_685 | SNPL_686 | SNPL_687 | SNPL_688 | SNPL_689 |
| SNPL_690 | SNPL_691 | SNPL_692 | SNPL_693 | SNPL_694 | SNPL_695 |
| SNPL_696 | SNPL_697 | SNPL_698 | SNPL_699 | SNPL_700 | SNPL_701 |
| SNPL_702 | SNPL_703 | SNPL_704 | SNPL_705 | SNPL_706 | SNPL_707 |
| SNPL_708 | SNPL_709 | SNPL_710 | SNPL_711 | SNPL_712 | SNPL_713 |
| SNPL_714 | SNPL_715 | SNPL_716 | SNPL_717 | SNPL_718 | SNPL_719 |
| SNPL_720 | SNPL_721 | SNPL_722 | SNPL_723 | SNPL_724 | SNPL_725 |
| SNPL_726 | SNPL_727 | SNPL_728 | SNPL_729 | SNPL_730 | SNPL_731 |
| SNPL_732 | SNPL_733 | SNPL_734 | SNPL_735 | SNPL_736 | SNPL_737 |
| SNPL_738 | SNPL_739 | SNPL_740 | SNPL_741 | SNPL_742 | SNPL_743 |
| SNPL_744 | SNPL_745 | SNPL_746 | SNPL_747 | SNPL_748 | SNPL_749 |
| SNPL_750 | SNPL_751 | SNPL_752 | SNPL_753 | SNPL_754 | SNPL_755 |
| SNPL_756 | SNPL_757 | SNPL_758 | SNPL_759 | SNPL_760 | SNPL_761 |
| SNPL_762 | SNPL_763 | SNPL_764 | SNPL_765 | SNPL_766 | SNPL_767 |
| SNPL_768 | SNPL_769 | SNPL_770 | SNPL_771 | SNPL_772 | SNPL_773 |
| SNPL_774 | SNPL_775 | SNPL_776 | SNPL_777 | SNPL_778 | SNPL_779 |
| SNPL_780 | SNPL_781 | SNPL_782 | SNPL_783 | SNPL_784 | SNPL_785 |
| SNPL_786 | SNPL_787 | SNPL_788 | SNPL_789 | SNPL_790 | SNPL_791 |
| SNPL_792 | SNPL_793 | SNPL_794 | SNPL_795 | SNPL_796 | SNPL_797 |
| SNPL_798 | SNPL_799 | SNPL_800 | SNPL_801 | SNPL_802 | SNPL_803 |
| SNPL_804 | SNPL_805 | SNPL_806 | SNPL_807 | SNPL_808 | SNPL_809 |
| SNPL_810 | SNPL_811 | SNPL_812 | SNPL_813 | SNPL_814 | SNPL_815 |
| SNPL_816 | SNPL_817 | SNPL_818 | SNPL_819 | SNPL_820 | SNPL_821 |
| SNPL_822 | SNPL_823 | SNPL_824 | SNPL_825 | SNPL_826 | SNPL_827 |
| SNPL_828 | SNPL_829 | SNPL_830 | SNPL_831 | SNPL_832 | SNPL_833 |
| SNPL_834 | SNPL_835 | SNPL_836 | SNPL_837 | SNPL_838 | SNPL_839 |
| SNPL_840 | SNPL_841 | SNPL_842 | SNPL_843 | SNPL_844 | SNPL_845 |
| SNPL_846 | SNPL_847 | SNPL_8 | | | |

S32 Design Studio with Processor Expert clock configuration

The screenshot displays the S32 Design Studio interface with the Processor Expert component 'clockMan1' selected. The main window shows the 'Clock Config' tab, which includes a table of peripheral clocks and a system clock configuration table.

Component name: clockMan1
Component version: S32_SDK_C55

Clock configurations:

| # | Clock configuration |
|---|----------------------|
| 0 | clockMan1_InitConfig |

Details for selected row:

Clock configuration 0

Settings: SIRC | FIRC | SXOSC | FXOSC | PLL | CLKOUT | Clock Values Summary

Peripheral Clocks:

| Clock Name | Enable | Clock Source | Multiply | Divide | Frequency |
|------------|-------------------------------------|--------------|----------|--------|-----------|
| ADC0_CLK | <input checked="" type="checkbox"/> | F580 | - | - | 80 MHz |
| ADC1_CLK | <input checked="" type="checkbox"/> | F580 | - | - | 80 MHz |
| BCT10_CLK | <input checked="" type="checkbox"/> | F580 | - | - | 80 MHz |
| CMP0_CLK | <input checked="" type="checkbox"/> | S40 | - | - | 40 MHz |
| CMP1_CLK | <input checked="" type="checkbox"/> | S40 | - | - | 40 MHz |
| CMP2_CLK | <input checked="" type="checkbox"/> | S40 | - | - | 40 MHz |

System clock:

| Item | SYSClk | S160_CLK | S80_CLK | S40_CLK | F40_CLK | F80_CLK | F580_CLK | F... |
|---------------|---------|----------|---------|---------|---------|---------|----------|------|
| Clock/Divider | PLL_PHD | /1 | /2 | /4 | /4 | /2 | /2 | /... |

Clock sources:

| Clock Name | Enable | Frequency | Reference | Divide | Multiply | PHD | PHL |
|------------|-------------------------------------|-----------|-----------|--------|----------|---------|---------|
| SIRC_CLK | <input checked="" type="checkbox"/> | 128 KHz | - | - | - | - | - |
| FIRC_CLK | <input checked="" type="checkbox"/> | 16 MHz | - | - | - | - | - |
| SXOSC_CLK | <input checked="" type="checkbox"/> | 32 KHz | - | - | - | - | - |
| FXOSC_CLK | <input checked="" type="checkbox"/> | 40 MHz | 40 MHz | /1 | - | - | - |
| PLL_CLK | <input checked="" type="checkbox"/> | - | FXOSC_CLK | - | - | 160 MHz | 160 MHz |

Project Explorer: TEst1_Z2: Debug, TEst1_Z4_0: Debug, TEst1_Z4_1: Debug

Dashboard: Project Creation, Settings, Build/Debug, Miscellaneous

Components - TEst1_Z4_0: Generator_Configurations, OSs, Processors, Components

Problems: 0 errors, 3 warnings, 0 others


| Description | Resource | Path | Location | Type |
|--------------------|----------|------|----------|------|
| Warnings (3 items) | | | | |

S32 Design Studio with Processor Expert and FreeRTOS

The screenshot displays the S32 Design Studio interface with the FreeRTOS component selected in the Component Inspector. The interface is divided into several panes:

- Project Explorer:** Shows the project structure with folders for TEst1_Z2, TEst1_Z4_0, and TEst1_Z4_1, all in Debug configuration.
- Dashboard:** Contains sections for Project Creation (New S32DS Project from Example, New S32DS Project) and Build/Debug (Build, Clean, Debug). It also has Settings (Project, Build, Debug) and Miscellaneous (Getting Started, Quick access) options.
- Components - TEst1_Z4_0:** A tree view showing the component hierarchy under OSs, including FreeRTOS:FreeRTOS and its sub-components like Co-routines, Event management, Queue management, Semaphore and mutexes, Software timers, Task and scheduler, and various hooks.
- Component Inspector - FreeRTOS:** The main configuration window for the FreeRTOS component. It shows the component name (FreeRTOS), version (V8.2.1), and SDK (S32_SDK_C55). The General tab is active, displaying various configuration parameters such as CPU family (Cortex M4), Kernel interrupt priority (15), Max. SysCall interrupt priority (1), CPU core clock (48000000 Hz), CPU BUS clock (24000000 Hz), Tick interrupt frequency (1000 Hz), Max. number of task priorities (8), Minimal stack size (200), Max. task name length (12), Use 16 bit ticks (unchecked), Idle should yield (checked), Use preemption scheduler (checked), and the ASSERT() function (checked). A Macro definition section is also visible.
- Problems:** A table at the bottom showing 0 errors, 3 warnings, and 0 others. The warnings are:
 - Invalid project path: Include path not found (TEst1_Z4_0) - Path Entry Pr...
 - Invalid project path: Include path not found (TEst1_Z4_0) - Path Entry Pr...
 - Warning: PinSettings component is missing c TEst1_Z4_0 - Processor Exp...

S32 Design Studio for Power Architecture Roadmap 2017–2018





04.

Tools for Vision Application Development

Developing Vision Processing Applications

S32 Design Studio for Vision (S32V)

S32 Design Studio Development Environment for S32V234 by Core



Assembler
ISP Graph Tool
Compiler
Debugger
(Lauterbach)
Source Editor
New Project Wizard
Software Examples

NXP APEX C/C++ Compiler
APEX Graph Tool
Debugger (Lauterbach)
Editor
New Project Wizard
Vision SDK
ACF Framework
APEX Emulation of Hardware
Example Projects

C/C++ Compiler
Debugger
(Low Cost Debugger,
Lauterbach)
Source Editor
New Project Wizard



C/C++ Compiler
Multi-Core Debug Support
Task Aware Debug Support
(Low Cost Debugger,
Lauterbach)
Source Editor
New Project Wizard

Support for both IDE and Command line development on Windows and Linux platforms.


Significant Software Integration

- Linux Board Support Package (BSP) Included for SMP A53 Development
 - Support for Linux Application build and Debug
- Vision Software Development Kit
 - ISP Kernels, ISP Software
 - APEX Kernels, APX/APU Software
 - APEX CV and APEX CV Pro Libraries

Linux Application Development and Debug on A53




Build Linux Application and Download to A53




Debug Linux Application on A53 In S32 Design Studio through GDB server in Linux OS

S32V234 The Vision Pipeline


Each engine offers the best efficiency for certain type of functions. To let the complete system work at highest efficiency, each engine needs to work in parallel in pipeline mode.




ISP SoC Integration and Data Flow



ISP Software Development Workflow



APEX Graph Tool




Tools Palette

Canvas

Property Sheet




APEX Software Development Workflow to Emulator




Graph Tools – Example : Vision Algorithm Development on APEX

- New Project Wizard to create starter project
 - including all libraries and SW required
- High Level Graph tools for algorithm formation
 - drag and drop creation of algorithm graphs
 - Graph == Mathematical with Visual Interface
- Vision SDK of Kernels and ACF for Vision processing development on APEX
- Compiler for building executable at a button press
- Debugging Algorithm on Emulator without Hardware
- Debugging Algorithm on APEX Hardware
- Example projects of Vision Processing on APEX
- 70+ Vision Kernels shipping with tools



APEX Software Development Workflow to APEX



Tools Functional Safety Support – ISO 26262 Qualification Kit

ISO 26262 requires qualification evidence for NXP tools.

Our strategy

- For generic core support (ARM compiler) rely on partners – GHS (provide either ISO26262 Certified or an ISO26262 Qualification Kit).
- For NXP specific tooling (Acceleration support) develop Qualification Kits (QKit) supporting ISO26262 development.
- Provide Qualification Kit for use with ISP and APEX Graph tools as part of S32DS toolchain this includes an NXP APEX Compiler qualification kit.
- Qualification Kits provides significant flexibility for customers and NXP.

| PL | IP | ASIL | Strategy |
|------|---------------------------|------|---|
| ADAS | Programmable Accelerators | B-D | Provide ISO26262 tool QKits <ul style="list-style-type: none"> - Use Case Modeling tool - Safety Manual - Tool Qualification Documentation Generator - Consulting Services Support the Qkit - Qualification Test Suite |
| ALL | ARM | D | Partners to provide QKits or Certification for ARM Cores |

S32 Design Studio for Vision Roadmap 2017 – 2018

2017

2018

1Q 2Q 3Q 4Q 1Q 2Q 3Q 4Q

| Jan | Feb | Mar | Apr | May | Jun | Jul | Aug | Sept | Oct | Nov | Dec | Jan | Feb | Mar | Apr | May | Jun | Jul | Aug | Sept | Oct | Nov | Dec |
|---|-----|-----|-----|-----|-----|-----|-----|------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|------|-----|-----|-----|
| <p>S32DS for Vision V1.1</p> <p>Target Release: May-17</p> <p>Compiler Support</p> <ul style="list-style-type: none"> - NXP APEX-C Compiler Update <p>Device support:</p> <ul style="list-style-type: none"> - S32V234 (Cut 1.1) <p>Development Tools</p> <ul style="list-style-type: none"> - ISP Graph Tool - APEX Graph Tool - APEX Emulator <p>Software Support</p> <ul style="list-style-type: none"> - S32R234 Vision SDK 0.9.7 | | | | | | | | | | | | | | | | | | | | | | | |
| <p>S32DS for Vision 2.0</p> <p>Target Release: Aug-17</p> <ul style="list-style-type: none"> - Collateral Access Page <p>Compiler Support:</p> <ul style="list-style-type: none"> - NXP APEX-C Compiler Update <p>Device support:</p> <ul style="list-style-type: none"> - S32V234 (Cut 2.0) <p>Development Tools</p> <ul style="list-style-type: none"> - ISP Graph Tool updates - APEX Graph Tool updates - APEX Emulator updates <p>Software Support</p> <ul style="list-style-type: none"> - S32R234 Vision SDK RTM V1.0.0 | | | | | | | | | | | | | | | | | | | | | | | |

Common features/Tools support:

- Compiler Support
 - GCC (M0+,M4,A53)
 - NXP APEX-C Compiler
- Device support:
 - S32V234
- Integrated Debugger Support
 - Lauterbach (A53,M4,ISP,APEX)
 - P&E (A53,M4)
 - GDB (Linux, Apex Emulation)
- Software Integration
 - Vision SDK
 - (63 Scalar, 21 Vector) ISP Kernels
 - (70) APEX Vision Kernels
 - APEX OpenCV Libraries
 - APEX OpenCV Pro Libraries
 - A53 Linux BSP
- Miscellaneous Features
 - Collateral Access Page
 - SDK Browser
 - ISP Graph Tool
 - APEX Graph Tool
 - DDR Configuration Tool





05.

In Summary

What does the S32 Design Studio Provide

Tools at No Cost ...

- Single integrated development environment
- Standard GCC Compilers provided at no cost
- Low Cost Debugger available for all products
- Premium Debuggers (best in Class) and Premium Compilers (best in Class) are Seamless Plug-ins to the toolchain.
- NXP Supporting tools integrated, Device Configuration, Pin I/O Configuration Tool, FreeMASTER real-time monitoring and tuning tool

Software at No Cost ...

- Operating Systems provided at no cost, Linux, FreeRTOS, and MQX all integrated into the tool chain
- Software Development Kits available, integrated into the tool chain
- Tool Interface Drivers integrated into the tool chain
- Application Software Development Kit with Operating System and Application Specific functions.
- Tools for Graphical development of Vision processing algorithms
- Get more value-add from NXP with more tools and software



SECURE CONNECTIONS
FOR A SMARTER WORLD