



New Memory Choices for the New i.MX8 Processors


i.MX8 Quad Max



i.MX8 Quad X Plus



i.MX8 M



Jim Cooke JCooke@Micron.com


©2017 Micron Technology, Inc. All rights reserved. Information, products, and/or specifications are subject to change without notice. All information is provided on an "AS IS" basis without warranties of any kind. Statements regarding products, including regarding their features, availability, functionality, or compatibility, are provided for informational purposes only and do not modify the warranty, if any, applicable to any product. Drawings may not be to scale. Micron, the Micron logo, and all other Micron trademarks are the property of Micron Technology, Inc. All other trademarks are the property of their respective owners.



Abstract:


- We will discuss the new memories supported on the latest i.MX8 processors.
- NXP's latest and most powerful Microprocessor requires the latest and fastest memories to keep it running efficiently. As a system designer, your memory choices can impact the performance, size, cost, power reliability and longevity of your end product.
- During this session, we will discuss the new memories supported on the new i.MX8 processor family. For DRAM, this will include DDR4 and Low Power DDR4 (LPDDR4). For non-volatile memory this will include Octal SPI NOR (Xccela™ Flash) which offers up to 400MB/s as well as the latest eMMC 5.X devices that also support high speeds. These devices are offered with Commercial, Industrial or Automotive temperature and quality ratings.
- This year, we will provide additional information on LPDDR4X (X=lower power I/O) as well as eMMC 5.1 high performance features including command queueing, and several new Cache operations.
- This session will provide designers with the tools necessary to create state-of-the-art i.MX8 systems.

Micron's Segment / Product Focus



NOR Flash:

- Parallel NOR
- Serial (Q-SPI, Twin Quad, **Xccela™ Octal SPI**)



DRAM:

- SDR/DDR (DDR2, 3, 4)
- LPDDR/LPDDR (LPDDR2, **LPDDR4**)



NAND Flash:


- SLC NAND / MLC NAND



eMMC™: 4.5, 5.0, 5.1



SSD: SATA, PCIe/NVMe



MCP



Compatibility Guides

<https://www.micron.com/solutions/micron-valued-partner-program/chipset-partner/nxp>

NXP Micron® Compatibility Guides (Pages 1 & 2 of 8)

Micron® Memory Support for NXP® i.MX8 Platforms

Save yourself time and money—Micron memory comes **validated** on NXP Platforms

Micron Memory		i.MX Processor Memory		
		i.MX 8 Quad Max, i.MX8 Quad Plus, i.MX8 Quad	i.MX8 Quad X Plus, i.MX8 Dual X Plus, i.MX8 Dual X	i.MX8 M Quad / Quad Lite i.MX8 M Dual / Dual Lite
DRAM	Type	LPDDR4	LPDDR4	LPDDR4
	Family	MT53B	MT53B	MT53D
	Density	24Gb	24Gb	24Gb
	Configuration	384 Meg x 32	384 Meg x 32	384 Meg x 32
	Package	200-ball FBGA	200-ball FBGA	200-ball FBGA
	Validated PN	MT53D1024M32D4NQ-046 AATD	MT53D1024M32D4NQ-046 AATD	MT53D1024M32D4NQ-046 AATD
	Qty/Board	2	1	1
NAND/e.MMC	Type	e.MMC (5.0)	e.MMC (5.0)	e.MMC (5.0)
	Family	MTFC	MTFC	MTFC
	Density	32GB	32GB	16GB
	Package	153-ball VFBGA	153-ball VFBGA	153-ball VFBGA
	Validated PN	MTFC32GAKAEFF-AIT	MTFC32GAKAEFF-AIT	MTFC16GAKAECN-2M1 WT
NOR	Type	Xccela™ Flash (Octal SPI), Serial (Quad SPI)	Xccela™ Flash (Octal SPI), Serial (Quad SPI)	Quad SPI
	Family	MT35X, MT25T, MT25Q	MT35X, MT25T, MT25Q	MT25Q
	Density	512Mb	512Mb	256Mb
	Package	25-ball BGA (8mm x 6mm)	25-ball BGA (8mm x 6mm)	24-ball BGA (8mm x 6mm)
	Validated PN	MT35XU512ABA1G12-0AAT	MT35XU512ABA1G12-0AAT	MT25Q256ABA1EM9-0SIT

*MT41 K family supports both 1.5V and 1.35V power supply and is backward compatible with MT41 J family

Micron® Memory Support for NXP® i.MX6 Platforms

Save yourself time and money—Micron memory comes **validated** on NXP Platforms

Micron Memory		i.MX Processor Memory					
		i.MX 6Quad/i.MX 6Dual/DualLite/Solo i.MX 6QuadPlus/i.MX 6DualPlus			i.MX 6SoloLite		i.MX 6SoloX
		SABRE for Automotive Infotainment	SABRE Platform for Smart Devices	Quick Start Board	Evaluation Kit	WaRP (Wearable Reference Design)	SABRE SDB
DRAM	Type	DDR3	DDR3	DDR3	LPDDR2	eMCP (LPDDR2 with e.MMC)	DDR3
	Family	MT41K*	MT41K*	MT41K*	MT42L	MT29P**	MT41K*
	Density	4Gb	2Gb	2Gb	8Gb	4Gb	4Gb
	Configuration	256 Meg x 16	128 Meg x 16	128 Meg x 16	256 Meg x 32	256 Meg x 16	256 Meg x 16
	Package	96-ball FBGA	96-ball FBGA	96-ball FBGA	168-ball VFBGA	162-ball VFBGA	96-ball FBGA
	Validated PN	MT41J256M16RE	MT41J128M16HA	MT41J128M16HA	MT42L256M32D2LG	MT29PZZZ4D4BKESK	MT41K256M16HA-125.E
	Qty/Board	4	4	4	1	1	2
NAND/e.MMC	Type	Raw	e.MMC	e.MMC	e.MMC	eMCP (LPDDR2 with e.MMC)	e.MMC
	Family	MT29F/MTFC	MTFC	MTFC	MTFC	MT29P**	MTFC
	Density	64Gb	8GB	8GB	8GB	4GB	8GB
	Package	48-pin TSOP	169-ball FBGA	169-ball FBGA	169-ball FBGA	162-ball VFBGA	153-ball VFBGA
	Validated PN	MT29F64G08AFAAA				MT29PZZZ4D4BKESK	MTFC8GLCDM
NOR	Type	Serial (Quad SPI)	Serial (Quad SPI)		Serial (Quad SPI)		Serial (Quad SPI)
	Family	MT25Q	MT25Q		MT25Q		MT25Q
	Density	32Mb	32Mb		32Mb		256Mb
	Package	SO8W	SO8W		SO8W		SO8W

*MT41 K family supports both 1.5V and 1.35V power supply and is backward compatible with MT41 J family

**Micron's MT29PZZZ4D4BKESK is a multi-chip package that integrates a 4Gb LPDDR2 and a 4Gb e.MMC v4.51 in a single package.

NXP Micron® Compatibility Guides (Pages 3 & 4 of 8)

Micron® Memory Support for NXP® i.MX6 Platforms

Save yourself time and money—Micron memory comes **validated** on NXP Platforms

Micron Memory		i.MX Processor Memory					
		i.MX 6Quad/i.MX 6Dual/DualLite/Solo i.MX 6QuadPlus/i.MX 6DualPlus			i.MX 6SoloLite		i.MX 6SoloX
		SABRE for Automotive Infotainment	SABRE Platform for Smart Devices	Quick Start Board	Evaluation Kit	WaRP (Wearable Reference Design)	SABRE SD6
DRAM	Type	DDR3	DDR3	DDR3	LPDDR2	eMCP (LPDDR2 with eMMC)	DDR3
	Family	MT41K*	MT41K*	MT41K*	MT42L	MT29P**	MT41K*
	Density	4Gb	2Gb	2Gb	8Gb	4Gb	4Gb
	Configuration	256 Meg x 16	128 Meg x 16	128 Meg x 16	256 Meg x 32	256 Meg x 16	256 Meg x 16
	Package	96-ball FBGA	96-ball FBGA	96-ball FBGA	168-ball VFBGA	162-ball VFBGA	96-ball FBGA
	Validated PN	MT41K256M16FE	MT41J128M16HA	MT41J128M16HA	MT42L256M32D2LG	MT29PZZZ4D4BKE5K	MT41K256M16HA-125 E
	Qty/Board	4	4	4	1	1	2
H.AND/e.MMC	Type	Raw	eMMC	eMMC	eMMC	eMCP (LPDDR2 with eMMC)	eMMC
	Family	MT29F/MTRC	MTRC	MTRC	MTRC	MT29P**	MTRC
	Density	64Gb	8GB	8GB	8GB	4GB	8GB
	Package	48-pin TSOP	169-ball FBGA	169-ball FBGA	169-ball FBGA	162-ball VFBGA	153-ball VFBGA
	Validated PN	MT29F64G08FAAA				MT29PZZZ4D4BKE5K	MTFC8GLCDM
HCR	Type	Serial (Quad SPI)	Serial (Quad SPI)	Serial (Quad SPI)		Serial (Quad SPI)	
	Family	MT25Q	MT25Q	MT25Q		MT25Q	
	Density	32Mb	32Mb	32Mb		256Mb	
	Package	SO8W	SO8W	SO8W		SO8W	

*MT41K family requires 1.8V and 1.5V power supply and to be soldered on compatible with MT41K family
 **MT29P family requires 1.8V and 1.5V power supply and to be soldered on compatible with MT29P family

Micron® Memory Support for NXP® i.MX7 Platforms

Save yourself time and money—Micron memory comes **validated** on NXP Platforms

Micron Memory		i.MX Processor Memory				
		i.MX7		i.MX7 ULP		
		SABRE for Smart Devices	Validation Platform			
DRAM	Type	DDR3L	LPDDR3	LPDDR3		
	Family	MT41K*	EDFA	MT52L		
	Density	4Gb	16Gb	16Gb		
	Configuration	256 Meg x 16	512 Meg x 32 (2 rank)	512 Meg x 32		
	Package	96-ball VFBGA	168-ball PoP (soldered on board)	168-ball PoP (soldered on PCB)		
	Validated PN	MT41K256M16HA	EDFA232A2PF-CD-F-D	MT52L512M32D3PU-107 WTB		
	Qty/Board	2	2	1		
H.AND/e.MMC	Type	eMMC	MLC NAND	eMMC	SLC NAND	eMMC (5.0)
	Family	MTRC	MT29F	MTRC	MT29F	MTRC
	Density	8GB	32Gb	8GB	32Gb	32GB
	Package	153-ball VFBGA	48-pin TSOP	153-ball VFBGA	48-pin TSOP	153-ball VFBGA
	Validated PN	MTFC8G4CAEAM-1M WT	MT29F32G08CBADB	MTFC8G4CAEAM-1M WT	MT29F32G08ABCCD614	MTFC8G4CAJCN-1M WT
HCR	Type	Serial (Quad SPI)		Serial (Quad SPI)	Serial (Twin Quad)	Xocera™ Flash (Octal SPI), Serial (Quad SPI)
	Family	MT25Q		MT25Q	MT25TL	MT35X, MT25T, MT25Q
	Density	256Mb		256Mb	512Mb	512Mb
	Package	SO8W		SO8W	SO16	25b BGA
	Validated PN				M25TL512HAA1ESF0AAT	MT35XU512ABA1G12-0SITES

*MT41K family requires 1.8V and 1.5V power supply and to be soldered on compatible with MT41K family

NXP Micron® Compatibility Guides (Pages 5 & 6 of 8)

Micron® Memory Support for NXP® Platforms

Save yourself time and money—Micron memory comes **validated** on NXP Platforms

Micron Memory			Kinetic K Family Processors										
			K80	K70	K60	K50	K40	K30	K20	K10	E, L, M, W		
DRAM	Type	DDR											
	Family	MT46V											
	Density	256Mb-1Gb	✓	✓									
	Configuration	x4, x8, x16											
	Package	TSOP, FBGA											
NAHD	Type	Raw (host ECC required)											
	Family	MT29F	✓	✓						✓			
	Density	128Mb-512Gb											
	Package	48-pin TSOP											
NOR	Type	Serial											
	Family	MT28Q	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
	Density	8Mb-1Gb											
	Package	Many											
Xocela™ Flash	Type	Octal SPI/NOR											
	Family	MT35X	✓										
	Density	256Mb-2Gb											
	Package	24-ball FPBGA											

✓ Indicates that interface is compatible with the memory device.
 * MT35X family supports both 1.8V and 3.3V power supply and is also backward-compatible with MT35X family

Micron Memory			Hybrid Processors		
			V85XX	V85XX	V83XX
DRAM	Type	DDR3	LPDDR2		
	Family	MT41K	MT42L		
	Density	4Gb, 8Gb	4Gb		
	Configuration	x4, x8, x16	x32, x64		
	Package	78-, 96-ball	134-, 253-ball		
NAHD	Type	Raw			
	Family	MT29F			
	Density	128-512Gb			
	Package	48-pin TSOP			
NOR	Type	Serial (Quad SPI)			
	Family	MT28Q			
	Density	128Mb-2Gb			
	Package	Many			

✓ Indicates that interface is compatible with the memory device.
 * V85XX family supports both 1.8V and 3.3V power supply and is also backward-compatible with V85XX family

Micron® Memory Support for NXP® Platforms

Save yourself time and money—Micron memory comes **validated** on NXP Platforms

Micron Memory		i.MX RT Series	
		i.MX RT 10xx	
DRAM	Type	SDRAM	
	Family	MT88LC	
	Density	256Mb	
	Configuration	16M x 16	
	Package	54-ball FBGA	
	Validated PN	MT88LC16M16A2B4-6A1TG	
	Quantity/board	1	
NAHD / eMMC	Type	SR NAND	eMMC (5.0/4.5 usage)
	Family	MT29F	MTFC
	Density	1GB	8GB
	Package	24-ball FPBGA	153-ball VFBGA 11.5x13x1mm
	Validated PN	MT29F1G01AB4FD12-ITF	MTFC3GAKA0, CN-1M WT
Quad-SPI / Parallel NOR	Type	Quad SPI	Parallel
	Family	MT28Q	MT28BW
	Density	128Mb	128Mb
	Package	WPDFN-8	64-ball LBG
	Validated PN	MT28QL128AB41ESE-03IT	MT28BA128AB41LPC-03IT
Xocela™ Flash	Type	Octal SPI NOR	
	Family	MT35X	
	Density	256Mb-2Gb	
	Package	24-ball FPBGA 6 x 8mm	
	Validated PN	MT35XL512AB42G-SF-03IT	

Dependent on the application needs, do not all between Micron's standard lifecycle products and our product longevity program (PLP) products with extended lifecycle support. For more information, visit www.micron.com/lifecycle.
 Products are recommended only for most Micron's products in all with the specific application, product, program and power. Products are not to be changed with our system. Order and order only. © 2017 Micron Technology, Inc. All rights reserved. All information herein is provided on an "AS IS" basis with out warranty of any kind. Micron, the Micron logo and Xocela are trademarks of Micron Technology, Inc. NXP is a trademark of NXP Semiconductors N.V. All other trademarks are the property of their respective owners.
 Doc ID: 42746 Rev 1.0 2017-05-10

Micron Memory		Automotive Processors	
		ADAS Vision Processor S32V234	Instrument Cluster MAC57 D
DRAM	Type	LPDDR2	DDR2
	Family	MT42L	MT47H
	Density	2Gb	1Gb
	Configuration	64M x 32	64M x 16
	Package	134-ball FBGA	94-ball FBGA
	Validated PN	MT42L64M32D TK-19 AA	MT47H64M16NF-25E
	Quantity/board	2	2
NOR	Type	Serial (Twin Quad SPI)	Serial (Quad SPI)
	Family	MT25TL	MT25Q
	Density	256-1024Mb	128-2048Mb
	Package	SOIC-16, 24-ball FPBGA	SOIC-16
	Validated PN		
Xocela™ Flash	Type	Octal SPI	Octal SPI
	Family	MT35X	MT35X
	Density	512Mb	512Mb
	Package	24-ball FPBGA	24-ball FPBGA
	Validated PN	MT35XL512AB41G 120A-AT	MT35XL512AB41G 120A-AT
NAHD/eMMC	Type	eMMC	
	Family	MTFC	
	Density	8GB	
	Package	153-ball VFBGA	
	Validated PN	MTFC3GACA00M-4MHT	



NXP Micron Compatibility Guides (Pages 7 & 8 of 8)

Micron Memory Support for NXP Networking Platforms

Save yourself time and money—Micron memory comes *validated* on NXP Platforms


Micron Memory		QorIQ Processor Memory							
		Value Tier		Mid-Range Tier				High-Performance Tier	
		P1010/P1014	P2022/P2021E	P2041/P2031	T2080/T2081	P408X	P8020/P8040	T4240	
DRAM	Type	DDR3/DDR3L	DDR3	DDR3/DDR3L	DDR3/DDR3L	DDR3	DDR3/DDR3L	DDR3/DDR3L	DDR3/DDR3L
	Family	MT41	MT41	MT41	MT41	MT41	MT41	MT41	MT41
	Density	4Gb	4Gb	4Gb	4Gb	4Gb	4Gb	4Gb	4Gb
	Configuration	512 Meg x 8, 256 Meg x 16	512 Meg x 8, 256 Meg x 16	512 Meg x 8, 256 Meg x 16	512 Meg x 8, 256 Meg x 16	512 Meg x 8, 256 Meg x 16	512 Meg x 8, 256 Meg x 16	512 Meg x 8, 256 Meg x 16	512 Meg x 8, 256 Meg x 16
	Package	78-ball, 96-ball	78-ball, 96-ball	78-ball, 96-ball	78-ball, 96-ball	78-ball, 96-ball	78-ball, 96-ball	78-ball, 96-ball	78-ball, 96-ball
	Base PN	MT41J256M	MT41J256M	MT41J256M	MT41J256M	MT41J256M	MT41J256M	MT41J256M	MT41J256M
NAND	Type	Raw (host ECC required)	Raw (host ECC required)	Raw (host ECC required)	Raw (host ECC required)	Raw (host ECC required)	Raw (host ECC required)	Raw (host ECC required)	Raw (host ECC required)
	Family	MT29F	MT29F	MT29F	MT29F	MT29F	MT29F	MT29F	MT29F
	Density	128Mb-512Gb	128Mb-512Gb	128Mb-512Gb	128Mb-512Gb	128Mb-512Gb	128Mb-512Gb	128Mb-512Gb	128Mb-512Gb
	Package	48-pin TSOP	48-pin TSOP	48-pin TSOP	48-pin TSOP	48-pin TSOP	48-pin TSOP	48-pin TSOP	48-pin TSOP
NOR	Type	Serial	Serial	Serial	Serial	Serial	Serial	Serial	Serial
	Family	MT25Q	MT25Q	MT25Q	MT25Q	MT25Q	MT25Q	MT25Q	MT25Q
	Density	128Mb-2Gb	128Mb-2Gb	128Mb-2Gb	128Mb-2Gb	128Mb-2Gb	128Mb-2Gb	128Mb-2Gb	128Mb-2Gb
	Package	Many	Many	Many	Many	Many	Many	Many	Many
eMMC	Type	Managed (JEDEC STD)	Managed (JEDEC STD)	Managed (JEDEC STD)	Managed (JEDEC STD)	Managed (JEDEC STD)	Managed (JEDEC STD)	Managed (JEDEC STD)	Managed (JEDEC STD)
	Family	MTRC	MTRC	MTRC	MTRC	MTRC	MTRC	MTRC	MTRC
	Density	4GB-64GB	4GB-64GB	4GB-64GB	4GB-64GB	4GB-64GB	4GB-64GB	4GB-64GB	4GB-64GB
	Package	VFPGA, TFPGA, LFPGA	VFPGA, TFPGA, LFPGA	VFPGA, TFPGA, LFPGA	VFPGA, TFPGA, LFPGA	VFPGA, TFPGA, LFPGA	VFPGA, TFPGA, LFPGA	VFPGA, TFPGA, LFPGA	VFPGA, TFPGA, LFPGA
eUSB	Type	Managed (USB)	Managed (USB)	Managed (USB)	Managed (USB)	Managed (USB)	Managed (USB)	Managed (USB)	Managed (USB)
	Family	MTEDC	MTEDC	MTEDC	MTEDC	MTEDC	MTEDC	MTEDC	MTEDC
	Density	2GB-16GB	2GB-16GB	2GB-16GB	2GB-16GB	2GB-16GB	2GB-16GB	2GB-16GB	2GB-16GB
	Package	35.9mm x 25.5mm	35.9mm x 25.5mm	35.9mm x 25.5mm	35.9mm x 25.5mm	35.9mm x 25.5mm	35.9mm x 25.5mm	35.9mm x 25.5mm	35.9mm x 25.5mm
SATA SSD	Type	Managed (SATA)	Managed (SATA)	Managed (SATA)	Managed (SATA)	Managed (SATA)	Managed (SATA)	Managed (SATA)	Managed (SATA)
	Family	MTFDD	MTFDD	MTFDD	MTFDD	MTFDD	MTFDD	MTFDD	MTFDD
	Density	100GB-960GB	100GB-960GB	100GB-960GB	100GB-960GB	100GB-960GB	100GB-960GB	100GB-960GB	100GB-960GB
	Package	2.5" drive, 7mm height	2.5" drive, 7mm height	2.5" drive, 7mm height	2.5" drive, 7mm height	2.5" drive, 7mm height	2.5" drive, 7mm height	2.5" drive, 7mm height	2.5" drive, 7mm height

Micron Memory Support for NXP Networking Platforms

Save yourself time and money—Micron memory comes *validated* on NXP Platforms

Micron Memory		QorIQ Processor Memory				
		Value Tier			Mid-Range Tier	
		LS1020/LS1021/LS1022	T1023/T1024	T1020, T1022, T1040, T1042	LS2085	
DRAM	Type	DDR3L	DDR3LUDIMM	DDR3LUDIMM	DDR4UDIMM	DDR4UDIMM
	Density	4Gb	4GB (x72, ECC, DR)	4GB (x72, ECC, DR)	8GB (x72, ECC, DR)	8GB (x72, ECC, DR)
	Configuration	256 Meg x 16	4GB (512 Meg x 72)	4GB (512 Meg x 72)	1 Gig x 72	1 Gig x 72
	Package	96-ball VFPGA	UDIMM (Dual Rank)	UDIMM (Dual Rank)	UDIMM (Dual Rank)	UDIMM (Dual Rank)
	Part Number	MT41K256M16HA-125E	MT18KSF5127242-1G6	MT18KSF5127242-1G6	MT418A18SF1G7242-2G1A1	MT418A18SF1G7242-2G1A1
	Part Number					
NAND	Type	Raw (host ECC required)	Raw (host ECC required)	Raw (host ECC required)	Raw (host ECC required)	Raw (host ECC required)
	Density	9Gb	9Gb	9Gb	16Gb	16Gb
	Package	48-pin TSOP	48-pin TSOP	48-pin TSOP	48-pin TSOP	48-pin TSOP
	Part Number	MT29F8G08ABECAH4	MT29F8G08ABEAWPTXB	MT29F8G08ABEAWPTXB	MT29F16G08ABA	MT29F16G08ABA
NOR	Type	Serial	Serial	Serial	Serial	Serial
	Density	128Mb	512Mb	512Mb	512Mb	512Mb
	Package	24-ball TBGA	SO8, SO16, 24-ball TBGA	SO8, SO16, 24-ball TBGA	SO8, SO16, 24-ball TBGA	SO8, SO16, 24-ball TBGA
	Part Number		MT25QL512ABA1ESF			
eMMC	Type	Managed (JEDEC STD)	Managed (JEDEC STD)	Managed (JEDEC STD)	Managed (JEDEC STD)	Managed (JEDEC STD)
	Density	4GB-64GB	4GB-64GB	4GB-64GB	4GB-64GB	4GB-64GB
	Package	VFPGA, TFPGA, LFPGA	VFPGA, TFPGA, LFPGA	VFPGA, TFPGA, LFPGA	VFPGA, TFPGA, LFPGA	VFPGA, TFPGA, LFPGA
	Part Number	MTRC	MTRC	MTRC	MTRC	MTRC
eUSB	Type	Managed (USB)	Managed (USB)	Managed (USB)	Managed (USB)	Managed (USB)
	Density	2GB-16GB	2GB-16GB	2GB-16GB	2GB-16GB	2GB-16GB
	Package	35.9mm x 25.5mm	35.9mm x 25.5mm	35.9mm x 25.5mm	35.9mm x 25.5mm	35.9mm x 25.5mm
	Part Number	MTEDC	MTEDC	MTEDC	MTEDC	MTEDC
SATA SSD	Type	Managed (SATA)	Managed (SATA)	Managed (SATA)	Managed (SATA)	Managed (SATA)
	Density	100GB-960GB	100GB-960GB	100GB-960GB	100GB-960GB	100GB-960GB
	Package	2.5" drive, 7mm height	2.5" drive, 7mm height	2.5" drive, 7mm height	2.5" drive, 7mm height	2.5" drive, 7mm height
	Part Number	MTFDD	MTFDD	MTFDD	MTFDD	MTFDD


i.MX8 Quad Max



- i.MX8 QM Features Micron's:**
- LPDDR4 (up to 8GB)
 - Xccela™ Octal Flash, Q-SPI
 - 32GB eMMC5.0 (back side)

Board photo of released MX8 Quad Max

i.MX8 Quad X Plus




i.MX8 QXP Features Micron's:

- LPDDR4 (up to 8GB)
- Xccela™ Octal Flash, Q-SPI
- 32GB eMMC5.0 (back side)

Board photo of released MX8 Quad X Plus

i.MX8 M



i.MX8 M has validated Micron's:

- **3GB LPDDR4**
- **256MbQuad SPI**
- **16GB eMMC5.0**

Quad SPI Flash
MT25QL256ABA1EW9-0SIT


16GB e.MMC
MTFC16GAKECN-2M WT

3GB LPDDR4
MT53B768M32D4NQ-062 WT:B

Board photo of released MX8 M


DRAM / Flash Market Section

DRAM Market Trends, General Market vs Automotive Adoption



General Market:

- DDR is the dominant interface for devices without batteries
- Increased LPDRAM adoption outside of mobile handsets driven by Tablets & other Client apps
- DDR5/LPDDR5 adoption projected to start in late CY'19




Automotive:

- Continued need for legacy support
- DDR3 is the primary choice for current gen low cost Infotainment and Cluster applications
- LPDDR4 will be the primary choice for next gen ADAS and high-end Infotainment applications


Source: Micron Market Models

DRAM Market Trends, General Market vs IMM

General Market



IMM



- General Market:
 - DDR is the dominant interface for devices without batteries
 - Increased LPDRAM adoption outside of mobile handsets driven by Tablets & other Client apps
 - DDR5/LPDDR5 adoption projected to start in late CY'19


- Industrial Multi-Market (IMM):
 - Continued need for legacy support in both DRAM and LPDRAM with a wide mix of technologies
 - DRAM modules in Industrial Automation drive bulk of DDR4 adoption
 - Strong LP adoption for battery driven applications
 - LPDDR4 is gaining traction

Source: Micron Market Models

Broad NVM Market Growth Dynamics


- Continued strong deployment of eMMC
 - Broader, embedded markets
- UFS driven by mobile
 - Higher performance / density
- Strong market momentum for PCIe
 - Essential, performance driven applications

Managed NAND TAM Units (%)



Source: Micron market models

Explosive Demand for Memory with Autonomous Driving



Includes IVI, Cluster, Central & Boot storage for autonomous, Black Box Recording

Source: Micron Marketing

Technical Details

LPDDRx and DDRx SDRAM Feature Comparison

Type	LPDDR2	LPDDR3	LPDDR4/4X	DDR2	DDR3/DDR3L	DDR4
Die Density	Up to 8Gb	Up to 32Gb	Up to 32Gb	Up to 2Gb	Up to 8Gb	Up to 16Gb (128Gb 8H)
Core Voltage (V _{dd})	1.2V 1.8V WL supply req.	1.2V 1.8V WL supply req.	1.1V/1.0V 1.8V WL supply req.	1.8V 1.55V	1.5V/1.35V	1.2V Separate WL supply 2.5V
I/O Voltage	1.2V	1.2V	1.1V (4X = 0.6V)	Same as VDD	Same as VDD	Same as VDD
Max Clock Freq. /Data rate	533MHz/DDR1066	800MHz/DDR1600	2133MHz/DDR4267	533MHz/DDR1066	1066MHz/DDR2100	1600MHz+/DDR3200+
Burst Lengths	4, 8, 16	8	16, 32	4, 8	BC4, 8	BC4, 8
Configurations	x16, x32	x16, x32	2Ch x16	x4, x8, x16	x4, x8, x16	x4, x8, x16
Address/ Command Signals	14 pins (Mux'd command address)	14 pins (Mux'd command address)	10 pins per channel (Mux'd command Address)	25 pins	27 pins	29 pins (partial mux'd)
Address/ Command Data Rate	DDR (both rising and falling edges of clock)	DDR (both rising and falling edges of clock)	SDR (rising edge of clock only)	SDR (rising edge of clock only)	SDR (rising edge of clock only)	SDR (rising edge of clock only)
On Die Temperature Sensor	Yes	Yes	Yes	No	Optional/RS	Yes
DPD (Deep power-down mode)	Yes	Yes	No	No	No	No
Package Options	POP, MCP, discrete	POP, MCP, discrete	PoP, MCP, discrete	Discrete	Discrete	Discrete
Product/Temp. Grades	CT, IT, AIT, AT, AAT	CT, IT, AIT, AT, AAT	WT (-25' to 85'C) AAT (-40C to 105C) AUT (-40'C to 125'C)	CT, IT, AIT, AT, AAT	CT, IT, AIT, AT, AAT, AUT	CT, IT, AIT, AT, AAT, AUT


Standard DRAM & LPDRAM Trade Offs

	Standard DRAM	LPDRAM	
General LP vs. DDR Comparison	Form Factor	Center bond pads for highest performance and lowest cost	Edge bond pads allow for stacked die for MCP and PoP packaging, enabling compact form factors
	Performance	x4, x8, x16 is lower cost and supports higher density configurations	x32 allows system to support high bandwidth in point-to-point applications
	DRAM power	IDD specifications are geared towards moderate stand-by power, providing the highest yields and lowest cost	Ultra low standby power enabled by on-die power management and long refresh rates
	System power	Additional Delay Locked Loop (DLL) circuitry required for high performance which inhibits system power savings	Lack of DLL circuitry allows for improved system power management; System can enter/exit power-down modes as well as throttle or stop the clock
	Key Takeaway	Optimized for cost and performance; <u>cost is primary feature</u>	Optimized for battery life and portability; <u>low power & smallest possible footprint are primary features</u>


LPDDR4 Specific Info

LPDRAM offers additional value over standard DRAM

DRAM Performance Improvements Over Time (IO x16)




LPDDR Performance Improvements Over Time (IO x32)



Non-Volatile Details

Xccela™ Flash: Best of Parallel and Serial NOR Flash




	512Mb Parallel NOR MT28EW	512Mb Quad-SPI MT25Q	512Mb Twin-Quad MT25T	512Mb Xccela Flash MT35X
Bandwidth	80MB/s (Page mode, async, x16)	90MB/s (90MHz, DDR mode)	180MB/s (90MHz, DDR mode)	400MB/s (200MHz, DDR mode)
Initial Word Access Time	95ns (x16)	139ns (1.8V, 4-bit) 157ns (1.8V, 16-bits)	139ns (1.8V, 8-bit) 145ns (1.8V, 16-bit)	85ns (1.8V, 8-bit) 87.5ns (1.8V, 16-bit)
Subsequent Word Access	20ns (16-bits) (95ns across 32B page)	6ns (4-bits) 24ns (16-bits)	6ns (8-bits) 12ns (16-bits)	2.5ns (8-bits) 5ns (16-bits)
Package and Pins	64-TBGA (11x13mm) 50 Active Pins	24-BGA (6x8mm) 6 Active Pins	24-BGA (6x8mm) 11 Active Pins	24-BGA (6x8mm) 11 Active Pins
Energy Per Bit	101 pJ/bit	41 pJ/bit	41 pJ/bit	28 pJ/bit

5X THE PERFORMANCE, 4X FEWER PINS, 3X LESS ENERGY, AND 2X SMALLER PACKAGE*

Source Micron datasheets


* Compared to Page Mode Parallel NOR

MT35X (Octal) aka Xccela™ Flash



Symbol	Type	Description
C	Input	Clock: Provides timing for the serial interface. Command, address, or data inputs are latched on the rising edge of C. Data is shifted out on the falling edge of C.
S#	Input	Chip select: When S# is LOW, device is selected and in active power mode. Operations are initiated on the falling edge of S#. When S# is HIGH, device is deselected, DQ pins are tri-stated, and unless an internal WRITE operation is in progress, device enters standby mode.
RESET#	Input	RESET: Resets device to its default settings, such as after a volatile configuration register setting which then requires a return to the device default setting. Reset is optional when device settings are fixed by nonvolatile configuration register settings and always synchronized with the host. This pad is internally tied to weak pull-up so the pin can be floated.
W#	Input	Write protect: This input signal is used to freeze the status register in conjunction with the enable/disable bit of the status register. When the enable/disable bit of the status register is set to 1 and the W# signal is driven LOW, the status register nonvolatile bits become read-only and the WRITE STATUS REGISTER operation will not execute. During the extended-SPI protocol with OCTAL READ/PROGRAM instructions, and during octal DDR protocol, this pin functions as an input/output (DQ2 functionality). This signal does not have internal pull-ups, it cannot be left floated and must be driven, even if none of W#/DQ2 function is used.
DQ[7:0]	I/O	Serial I/O: Bidirectional signals that transfer address, data, and command information. In extended-SPI protocol, DQ0 functions as input and DQ1 as output. DQ[7:2] are not used. In octal protocol, input/output on DQ[7:0] depends on the command. Input can be latched on the rising edge of C (SDR) or on both edges of C (DDR). Data can be shifted out on the falling edge of C (SDR) or on both edges of C (DDR). In octal DDR, DQ[7:0] always function as I/O, input is latched on both edges of C, and output is shifted out on both edges of C. DQ2 is used also as write protection control.
DQS	Output	Data Strobe: Indicates output data valid for DDR modes and is required to support high speed data output. Not required in extended-SPI protocol except to achieve high frequency for specific DDR commands.
V _{CC}	Supply	Supply voltage: Core and I/O supply.
V _{PP}	Supply	Supply voltage: If V _{PP} is in the voltage range of V _{PPH} , the signal acts as an additional power supply for programming operation, as defined in the Operating Conditions table. The V _{PP} pad will be internally pulled up to V _{CC} , so customer can leave V _{PP} pin floated if not used.
V _{SS}	Supply	Ground: Core and I/O ground connection. V _{SS} is the reference for the V _{CC} supply voltage.


The Evolution of SPI



	SPI	Dual-SPI	Quad-SPI	Twin Quad	Octal
# of Signals	6	6	6	10-12	11
Clock (max)	75MHz	75MHz	180MHz SDR (90MHz DDR)	180MHz SDR (90MHz DDR)	166MHz SDR (200MHz DDR)
Bandwidth (max)	9MB/s	18MB/s	90MB/s	180MB/s	400MB/s

Micron Read Performance Comparisons

NOR and NAND Performance Comparisons Random Read Access Performance vs. Data Size




Xccela™ Flash Highest Performance

BOOT or Read time at 400MB/s			
Bit density	512Mb	1Gb	2Gb
Byte density	64MB	128MB	256MB
Time to read	.16 sec	.32 sec	.64 sec


Graphic image read @2Bytes (65K colors)		
Pixel Size	1K x 1K	4K x 4K
Byte density	2MB	34MB
Time to read	5.2ms	88ms

e.MMC Fully Managed NAND

PROVIDES REDUCED DESIGN EFFORT FOR MINIMAL COST




e.MMC



Note: 1. V_{SS} and V_{SSQ} are internally connected.

Symbol	Type	Description
CLK	Input	Clock: Each cycle of the clock directs a transfer on the command line and on the data line(s). The frequency can vary between the minimum and the maximum clock frequency.
RST_n	Input	Reset: The RST_n signal is used by the host for resetting the device, moving the device to the pre-idle state. By default, the RST_n signal is temporarily disabled in the device. The host must set ECSD register byte 162, bits[1:0] to 0x1 to enable this functionality before the host can use it.
CMD	I/O	Command: This signal is a bidirectional command channel used for command and response transfers. The CMD signal has two bus modes: open-drain mode and push-pull mode. Commands are sent from the MMC host to the device, and responses are sent from the device to the host.
DAT[7:0]	I/O	Data I/O: These are bidirectional data signals. The DAT signals operate in push-pull mode. By default, after power-on or assertion of the RST_n signal, only DAT0 is used for data transfer. The MMC controller can configure a wider data bus for data transfer either using DAT[3:0] (4-bit mode) or DAT[7:0] (8-bit mode). The device includes internal pull-up resistors for data lines DAT[7:1]. Immediately after entering the 4-bit mode, the device disconnects the internal pull-up resistors on the DAT[3:1] lines. Upon entering the 8-bit mode, the device disconnects the internal pull-ups on the DAT[7:1] lines.
DS	Output	Data strobe: Generated by the device and used for data output and CRC status response output in HS400 mode. The frequency of this signal follows the frequency of CLK. For data output, each cycle of this signal directs two bits transfer (2x) on the data, one bit for the positive edge and the other bit for the negative edge. For CRC status response output, the CRC status is latched on the positive edge only, and is "Don't Care" on the negative edge.
V_{CC}	Supply	V_{CC} : NAND interface (I/F) I/O and NAND Flash power supply.
V_{CCQ}	Supply	V_{CCQ} : e.MMC controller core and e.MMC I/F I/O power supply.
V_{SS}^1	Supply	V_{SS} : NAND I/F I/O and NAND Flash ground connection.
V_{SSQ}^1	Supply	V_{SSQ} : e.MMC controller core and e.MMC I/F ground connection.
V_{DDIM}		Internal voltage node. Do not tie to supply voltage or ground.
NC	-	No connect: No internal connection is present.
RFU	-	Reserved for future use: No internal connection is present. Leave it floating externally.



Enjoy Micron Automotive eMMC comprehensive Product Portfolio

Performance + Longevity



PCIe / NVMe
UFS 2.x

Reliability + Package JEDEC
100b, 1.0mm ball pitch
153b-169b, 0.5mm ball pitch

New Features in eMMC 5.1

eMMC 5.1 Feature	Description	Impact	Supported in Micron Automotive 5.1 eMMC?
CMD Queuing	Command Queuing in eMMC	Improved Performance (Random Read)	√
Cache Barrier	Reduce number of cache flush occurrences	Improved Performance	√
Cache Flushing Policy	eMMC device reports to host whether cache data written in order	Improved Performance	√
BKOP Control	Setting to indicate whether host allows BKOP during idle time	Improved Performance (latency)	√
RPBM Throughput Improvement	Improved performance due to increased RPMB chunk size (8KB)	Improved RPMB Performance	√
Enhanced Strobe	Align CMD response to DS	Improved Signal Integrity	√
Secure Write Protection	Authentication-based device write protect configuration using RPMB method for increased security	Increased Security	√

SSD Form Factors

EXISTING AND FUTURE DIRECTIONS

■ FORM FACTORS

- 2.5"
- mSATA
- M.2
- uBGA (Future)

Parameter	2.5"	mSATA	M.2
Capacities (GB)	60/120/240	60/120/240	120/240
Specification	EIA-720	MO-300B, variation A	PCIe M.2 Spec. Rev. 1.0
Dimensions	(L) 100.45mm (W) 69.85mm (H) 7mm	(L) 50.80mm (W) 29.85mm (H) 3.75mm	(L) 60 mm (W) 22 mm (H) 1.5 mm
Weight	< 70g	< 10g	< 10 g

■ INTERFACES

- SATA III
- PCIe

■ YEARLY FIRMWARE UPDATES



Packaging



**MCP (Multi Chip Package),
PoP (Package on Package)**

What is an e.MCP/e.PoP?


e.MCP is a Multi Chip Package including e.MMC and LPDDRx

e.PoP is an e.MCP in a PoP (Package on Package) design


- Benefits include...
 - Board space savings through vertical stacking of several memory chips
 - Minimize bill of materials for simplified manufacturing and cost savings
 - High density, low power consumption, shortest interconnections possible
 - Accelerated time to market through rapid integration of modules



NAND MCP




e.MMC




POP

eMCP



ePOP



Link to Micron's DRAM Power Calculators

<https://www.micron.com/support/tools-and-utilities/power-calc>

System Power Calculators

Whether it is calculating battery life for a portable application, planning cooling for a desktop, or determining the power supply for a server, an accurate power budget for the memory is essential.

That's why we've created the Micron System-Power Calculator for all of our SDRAM devices. A system designer can use these models to accurately approximate the power requirements of SDRAM in a system environment, as well as experiment with various memory access schemes to determine the impact on power consumption.

These tools provide an easy method for estimating the memory power requirements needed in making important system architecture and design decisions. With an accurate estimation of power consumption, the system designer can quickly handle complex system trade-offs to optimize the system performance.

For more detailed information on system-power calculations, see the following technical notes:

- [DDR TN-46-03](#)
- [DDR2 TN-47-04](#)
- [DDR3 TN-41-01](#)
- [RLDRAM II TN-49-04](#)
- [Mobile LPDRAM TN-46-12](#)
- [Mobile LPDDR2 TN-42-01](#) (Restricted Access)

Download Calculator to Excel

- [SDRAM System-Power Calculator*](#)
- [DDR SDRAM System-Power Calculator*](#)
- [DDR2 SDRAM System-Power Calculator*](#)
- [DDR3 SDRAM System-Power Calculator*](#)
- [DDR4 SDRAM System-Power Calculator*](#)
- [RLDRAM II Power Calculator*](#)
- [RLDRAM 3 Power Calculator*](#)
- [Mobile LPDDR2 System-Power Calculator*](#) (Restricted Access)
- [TN-52-01: LPDDR3 System Power Calculator*](#) (Restricted Access)
- [TN-53-01: LPDDR4 System Power Calculator*](#) (Restricted Access)
- [TN-53-07: LPDDR4X System Power Calculator*](#) (Restricted Access)

*This spreadsheet is for estimating purposes only. Any information provided herein is provided "as is" and without warranties of any kind. Micron warrants only that its products comply with micron's specification sheet for the product at the time of delivery; provided that deviations from specifications which do not materially affect form, fit or function of such product in the system and configuration in or for which it is initially installed or qualified by customer shall not be deemed to constitute failure to comply with such specifications.

Link to Micron's DRAM Technical Notes:

- https://www.micron.com/advancedsearch?q=&page=1&site=0&within=productssupport&doc=False&sec=False&incl=False&sort=&show=10&family=2dd96f4ee22e4de7b7027e6dd6a2718c&new_document_type=5538556ed3e64d7195ce3986f06fbf34%7C5538556ed3e64d7195ce3986f06fbf34

Products

Memory

- DRAM (83)
 - DDR SDRAM (17)
 - DDR2 SDRAM (18)
 - DDR3 SDRAM (16)
 - DDR3L-RS (1)
 - DDR4 SDRAM (5)
 - GDDR (2)
 - GDDR5X (1)
 - GDDR6N (1)
 - LPDRAM (9)
 - Mobile LPDDR (1)
 - Mobile LPDDR2 (6)
 - Mobile LPDDR3 (2)
 - Mobile LPDDR4 (2)
 - Mobile LPDDR (1)
 - RDRAM Memory (5)
 - RDRAM 2 Memory (4)
 - RDRAM 3 Memory (2)
 - SDRAM (7)
- DRAM Modules (11)
 - LRDIMM (2)
 - Mini DIMM (2)
 - NVDIMM (2)
 - RDIMM (3)

TN-46-22: T69M (50nm) to T79M (4xnm) Transition Guide Technical Notes

Transition guide for migration from T69M to T79M

Last Updated: 06/24/2016 **File Type:** PDF [DOWNLOAD](#)

TN-00-32: Effect of X-Ray Radiation on Integrated Circuits and Techniques to Minimize Damage Technical Notes

This document explains that using ionizing or non-ionizing x-ray radiation to perform quality verifications of integrated circuit components can potentially damage the components depending on the amount of radiation that is absorbed.

Last Updated: 04/14/2015 **File Type:** PDF [DOWNLOAD](#)

Micron LPDDR2 MSM8960 Pro validation report Technical Notes

This report highlights the validation testing Micron performed on the Qualcomm® MSM8960 Pro™ Mobile development platform, using the Android™ 4.2.2 Jelly Bean Android operating system.

Last Updated: 04/09/2013 **File Type:** PDF [DOWNLOAD](#)

TN-ED-03: GDDR6: The Next-Generation Graphics DRAM Technical Notes

This technical note describes how GDDR6 leverages features of GDDR5 and GDDR5X to be the best-suited memory for ultra-fast DRAM.

Last Updated: 11/15/2017 **File Type:** PDF [DOWNLOAD](#)

Links to Micron's NOR Flash Technical Notes:

https://www.micron.com/advanced-search?q=&page=1&site=0&within=productssupport&doc=False&sec=False&incl=False&sort=date&show=10&family=1f8cfba0d95c4ea9a6c99e3272fd0e39&new_document_type=5538556ed3e64d7195ce3986f06fbf34%7C5538556ed3e64d7195ce3986f06fbf34

Products

- EW Series (7)
- FW Series (3)
- G18 (1)
- J3 (2)
- M28W (1)
- M29AW (7)
- M29DW (3)
- M29EW (4)
- M29F (3)
- M29W (4)
- M58BW (1)
- M58WR (2)
- P30 (1)
- P33 (1)
- Serial NOR Flash (28)
 - M25P (3)
 - M25PE (2)
 - M25PX (3)
 - M45PE (2)
 - MT25Q (7)
 - MT25T (3)
 - N25Q (24)
- Xccela Flash (10)
 - MT35X (8)

TN-12-53: Tuning Data Pattern for MT35X Xccela™ Flash

Technical Notes

This technical note details the tuning data pattern (TDP) feature available on Micron's MT35X Xccela™ flash devices.

Last Updated: 01/31/2018 File Type: PDF

DOWNLOAD

TN-12-30: NOR Flash Cycling Endurance and Data Retention

Technical Notes

This technical note defines the industry standards for this testing, Micron's NOR Flash testing methodology, and the two key metrics used to measure NOR device failure: cycling endurance and data retention.

Last Updated: 11/15/2017 File Type: PDF

DOWNLOAD

TN-25-08: Maximize SPI NOR, Xccela™ Flash and Quad SPI NAND Memory Design Flexibility with a Single Package

Technical Notes

This technical note discusses how a single 24-ball BGA package (6 x 8 mm) can support a variety of flash products, enabling designers to offer a range of densities, features and performance levels simply by replacing the installed flash device.

Last Updated: 09/12/2017 File Type: PDF

DOWNLOAD

TN-25-05: N25Q and MT25Q Serial Flash Stacked Devices

Technical Notes






This technical note describes the features of stacked devices for N25Q and MT25Q. These devices are memory with two or more dies in the same package.

Last Updated: 05/08/2017 File Type: PDF

DOWNLOAD

Link to Micron's e.MMC Technical Notes:

https://www.micron.com/advanced-search?q=&page=1&site=0&within=productssupport&doc=False&sec=False&incl=False&sort=date&show=10&family=ff04c268087d4d33a126d6a5a59cceb&technology=9b8d2c45520a422c8f635832d3a2b0ea&new_document_type=5538556ed3e64d7195ce3986f06fbf34%7C5538556ed3e64d7195ce3986f06fbf34

Products Memory <input checked="" type="checkbox"/> Managed NAND (10) <input checked="" type="checkbox"/> eMMC (10)	TN-FC-42: e.MMC Device Health Report 5.0 This technical note describes the device health report procedure for Micron Automotive 5.0 e.MMC™ Micron firmware. Last Updated: 01/29/2018 File Type: PDF Technical Notes  DOWNLOAD
Solutions By Industry <input checked="" type="checkbox"/> Automotive (10) <input type="checkbox"/> Embedded (2)	TN-FC-47: e.MMC Data Removal This TN explains the commands used to remove data from an e.MMC device. All information applies to an automotive e.MMC with controller 5.0. Last Updated: 06/29/2017 File Type: PDF Technical Notes  DOWNLOAD
Content Types Most Popular <input checked="" type="checkbox"/> Technical Note (10) All Content Types (A-Z) <input checked="" type="checkbox"/> Technical Note (10)	e.MMC Automotive 5.0 Cache Features This technical note introduces an optional cache feature available in the Micron automotive e.MMC 5.0 device. Last Updated: 05/21/2017 File Type: PDF Technical Notes  DOWNLOAD
	TN-FC-54: Refresh Features for Micron e.MMC Automotive 5.0 Devices This technical note describes additional data refresh features available in Micron e.MMC automotive 5.0 devices built with Micron firmware. Last Updated: 04/07/2017 File Type: PDF Technical Notes  DOWNLOAD
	TN-FC-46: Configure HS200 and HS400 mode in e.MMC memory This technical note describes how to configure the high-speed interface timing setting, HS200 and HS400, in e.MMC memory devices. Last Updated: 03/02/2017 File Type: PDF Technical Notes  DOWNLOAD

Link to Micron's SSD Technical Notes:

https://www.micron.com/advanced-search?q=&page=1&site=0&within=productssupport&doc=False&sec=False&incl=False&sort=date&show=10&family=59b6cc75486a4bca80f5b1b8a2086740&new_document_type=5538556ed3e64d7195ce3986f06fbf34%7C5538556ed3e64d7195ce3986f06fbf34

Products	Technical Notes
Storage <ul style="list-style-type: none"><input checked="" type="checkbox"/> Solid State Drives (23)<input type="checkbox"/> NVMe SSDs (2)<input type="checkbox"/> SATA SSDs (17)<ul style="list-style-type: none"><input type="checkbox"/> 5100 (1)<input type="checkbox"/> 5200 (1)<input type="checkbox"/> M500DC (1)<input type="checkbox"/> M500IT (1)	TN-FD-40: 5200 SSD SMART Implementation <p>This technical note provides the self-monitoring, analysis and reporting technology (SMART) command (B0h) feature set for the Micron® 5200 SSD.</p> <p>Last Updated: 01/25/2018 File Type: PDF</p> <p>DOWNLOAD</p>
Solutions <ul style="list-style-type: none">By Industry<ul style="list-style-type: none"><input type="checkbox"/> Industrial (1)By Application<ul style="list-style-type: none"><input type="checkbox"/> Client (9)<input type="checkbox"/> Cloud (8)<input type="checkbox"/> Data Center (18)<input type="checkbox"/> Data Security (9)<input type="checkbox"/> Enterprise Storage (8)	TN-FD-34: 5100 SSD SMART Implementation <p>This technical note provides the self-monitoring, analysis, and reporting technology (SMART) command feature set for Micron 5100 SSD.</p> <p>Last Updated: 12/05/2016 File Type: PDF</p> <p>DOWNLOAD</p>
	TN-FD-22: Client SATA SSD SMART Attribute Reference <p>This technical note describes the SMART feature set available for Micron's client SATA SSDs.</p> <p>Last Updated: 09/29/2016 File Type: PDF</p> <p>DOWNLOAD</p>
Content Types <ul style="list-style-type: none">Most Popular<ul style="list-style-type: none"><input checked="" type="checkbox"/> Technical Note (23)All Content Types (A-Z)<ul style="list-style-type: none"><input checked="" type="checkbox"/> Technical Note (23)	TN-FD-24: M500IT SSD SMART Attributes <p>This document describes the self-monitoring, analysis, and reporting technology (SMART) feature set</p> <p>Last Updated: 06/08/2016 File Type: PDF</p> <p>DOWNLOAD</p>
	TN-FD-28: Installing Micron SEDs in Windows 8 and 10 <p>This technical note describes the proper installation and operation of Windows BitLocker in hardware encryption mode.</p> <p>Last Updated: 08/18/2015 File Type: PDF</p> <p>DOWNLOAD</p>

The Micron logo is centered on a solid blue background. It features a stylized white 'M' with two white orbital rings around it. To the right of the 'M' is the word 'micron' in a white, lowercase, sans-serif font, followed by a registered trademark symbol (®). Two thin white horizontal lines extend from the left and right sides of the 'M' and 'micron' text, each ending in a small white circle.

M micron[®]