

## **MC68331/MC68332**

### *Technical Supplement*

### **25.17 MHz Electrical Characteristics**

Devices in the 68300 Modular Microcontroller Family are built up from a selection of standard functional modules. The MC68331 and MC68332 contain the same central processing unit (CPU32) and system integration module (SIM), and thus have similar electrical characteristics.

M68300 devices that operate at clock frequencies of 25.17 MHz are now available. This publication contains new electrical characteristics that supplement the *MC68331 User's Manual* (MC68331UM/AD) and the *MC68332 User's Manual* (MC68332UM/AD).



## TABLE OF CONTENTS

Maximum Ratings .....	3
Typical Ratings.....	4
Thermal Characteristics .....	4
Clock Control Timing.....	5
DC Characteristics .....	6
AC Timing .....	8
Background Debugging Mode Timing.....	19
ECLK Bus Timing.....	20
QSPI Timing.....	21
Time Processor Unit Timing.....	24

**Table 1 Maximum Ratings**

Num	Rating	Symbol	Value	Unit
1	Supply Voltage <sup>1,2,3</sup>	V <sub>DD</sub>	– 0.3 to + 6.5	V
2	Input Voltage 1,2,3,4,5,7	V <sub>in</sub>	– 0.3 to + 6.5	V
3	Instantaneous Maximum Current Single Pin Limit (all pins) <sup>1,3,5,6</sup>	I <sub>D</sub>	25	mA
4	Operating Maximum Current Digital Input Disruptive Current <sup>3,5,6,7,8</sup> V <sub>NEGCLMAP</sub> ≈ – 0.3 V V <sub>POSCLAMP</sub> ≈ V <sub>DD</sub> + 0.3	I <sub>ID</sub>	– 500 to 500	µA
5	Operating Temperature Range C Suffix	T <sub>A</sub>	T <sub>L</sub> to T <sub>H</sub> – 40 to 85	°C
6	Storage Temperature Range	T <sub>stg</sub>	– 55 to 150	°C

## NOTES:

1. Permanent damage can occur if maximum ratings are exceeded. Exposure to voltages or currents in excess of recommended values affects device reliability. Device modules may not operate normally while being exposed to electrical extremes.
2. Although sections of the device contain circuitry to protect against damage from high static voltages or electrical fields, take normal precautions to avoid exposure to voltages higher than maximum-rated voltages.
3. This parameter is periodically sampled rather than 100% tested.
4. All pins except TSC.
5. Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.
6. Power supply must maintain regulation within operating V<sub>DD</sub> range during instantaneous and operating maximum current.
7. All functional non-supply pins are internally clamped to V<sub>SS</sub>. All functional pins except EXTAL and XFC are internally clamped to V<sub>DD</sub>.
8. Total input current for all digital input-only and all digital input/output pins must not exceed 10 mA. Exceeding this limit can cause disruption of normal operation.

**Table 2 Typical Ratings**

Num	Rating	Symbol	Value	Unit
1	Supply Voltage	V <sub>DD</sub>	5.0	V
2	Operating Temperature	T <sub>A</sub>	25	°C
3	V <sub>DD</sub> Supply Current RUN LPSTOP, VCO off LPSTOP, External clock, max f <sub>sys</sub>	I <sub>DD</sub>	113 125 3.75	mA μA mA
4	Clock Synthesizer Operating Voltage	V <sub>DDSYN</sub>	5.0	V
5	V <sub>DDSYN</sub> Supply Current VCO on, maximum f <sub>sys</sub> External Clock, maximum f <sub>sys</sub> LPSTOP, VCO off V <sub>DD</sub> powered down	I <sub>DDSYN</sub>	1.0 5.0 100 50	mA mA μA μA
6	RAM Standby Current Normal RAM operation Standby operation	I <sub>SB</sub>	7.0 40	μA μA
7	Power Dissipation	P <sub>D</sub>	570	mW

**Table 3 Thermal Characteristics**

Num	Characteristic	Symbol	Value	Unit
1	Thermal Resistance <sup>1</sup> Plastic 132-Pin Surface Mount Plastic 144-pin Surface Mount	Θ <sub>JA</sub>	38 49	°C/W

## NOTES:

1. The average chip-junction temperature (T<sub>J</sub>) in C can be obtained from (1):

$$T_J = T_A + (P_D \cdot \Theta_{JA})$$

where:

T<sub>A</sub>= Ambient Temperature, °C

Θ<sub>JA</sub>= Package Thermal Resistance, Junction-to-Ambient, °C/W

P<sub>D</sub>= P<sub>INT</sub> + P<sub>I/O</sub>

P<sub>INT</sub>= I<sub>DD</sub> × V<sub>DD</sub>, Watts — Chip Internal Power

P<sub>I/O</sub>= Power Dissipation on Input and Output Pins — User Determined

For most applications P<sub>I/O</sub> < P<sub>INT</sub> and can be neglected. An approximate relationship between P<sub>D</sub> and T<sub>J</sub> (if P<sub>I/O</sub> is neglected) is (2):

$$P_D = K + (T_J + 273°C)$$

Solving equations (1) and (2) for K gives (3):

$$K = P_D + (T_A + 273°C) + \Theta_{JA} \times P_D^2$$

Where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring P<sub>D</sub> (at equilibrium) for a known T<sub>A</sub>. Using this value of K, the values of P<sub>D</sub> and T<sub>J</sub> can be obtained by solving equations (1) and (2) iteratively for any value of T<sub>A</sub>.

**Table 4 Clock Control Timing**

( $V_{DD}$  and  $V_{DDSYN} = 5.0 \text{ Vdc} \pm 5\%$ ,  $V_{SS} = 0 \text{ Vdc}$ ,  $T_A = T_L$  to  $T_H$ )

Num	Characteristic	Symbol	Minimum	Maximum	Unit
1	PLL Reference Frequency Range	$f_{ref}$	20	50	kHz
2	System Frequency <sup>1</sup> On-Chip PLL System Frequency External Clock Operation	$f_{sys}$	dc 4 ( $f_{ref}$ ) dc	25.17 25.17 25.17	MHz
3	PLL Lock Time <sup>2,4,5,6</sup>	$t_{lpll}$	—	20	ms
4	VCO Frequency <sup>3</sup>	$f_{VCO}$	—	2 ( $f_{sys}$ max)	MHz
5	Limp Mode Clock Frequency SYNCR X bit = 0 SYNCR X bit = 1	$f_{limp}$	— —	$f_{sys}$ max /2 $f_{sys}$ max	MHz
6	CLKOUT Jitter <sup>4,5,6,7</sup> Short term (5 $\mu\text{s}$ interval) Long term (500 $\mu\text{s}$ interval)	$J_{clk}$	-1.0 -0.5	1.0 0.5	%

## NOTES:

1. All internal registers retain data at 0 Hz.
2. Assumes that stable  $V_{DDSYN}$  is applied, and that the crystal oscillator is stable. Lock time is measured from the time  $V_{DD}$  and  $V_{DDSYN}$  are valid until RESET is released. This specification also applies to the period required for PLL lock after changing the W and Y frequency control bits in the synthesizer control register (SYNCR) while the PLL is running, and to the period required for the clock to lock after LPSTOP.
3. Internal VCO frequency ( $f_{VCO}$ ) is determined by SYNCR W and Y bit values. The SYNCR X bit controls a divide-by-two circuit that is not in the synthesizer feedback loop. When X = 0, the divider is enabled, and  $f_{sys} = f_{VCO} \div 4$ . When X = 1, the divider is disabled, and  $f_{sys} = f_{VCO} \div 2$ . X must equal one when operating at maximum specified  $f_{sys}$ .
4. This parameter is periodically sampled rather than 100% tested.
5. Assumes that a low-leakage external filter network is used to condition clock synthesizer input voltage. Total external resistance from the XFC pin due to external leakage must be greater than 15 M $\Omega$  to guarantee this specification. Filter network geometry can vary depending upon operating environment.
6. Proper layout procedures must be followed to achieve specifications.
7. Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum  $f_{sys}$ . Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the PLL circuitry via  $V_{DDSYN}$  and  $V_{SS}$  and variation in crystal oscillator frequency increase the  $J_{clk}$  percentage for a given interval. When jitter is a critical constraint on control system operation, this parameter should be measured during functional testing of the final system.

**Table 5 DC Characteristics**

( $V_{DD}$  and  $V_{DDSYN} = 5.0 \text{ Vdc} \pm 5\%$ ,  $V_{SS} = 0 \text{ Vdc}$ ,  $T_A = T_L$  to  $T_H$ )

Num	Characteristic	Symbol	Min	Max	Unit
1	Input High Voltage	$V_{IH}$	0.7 ( $V_{DD}$ )	$V_{DD} + 0.3$	V
2	Input Low Voltage	$V_{IL}$	$V_{SS} - 0.3$	0.2 ( $V_{DD}$ )	V
3	Input Hysteresis <sup>1, 2</sup>	$V_{HYS}$	0.5	—	V
4	Input Leakage Current <sup>14</sup> $V_{in} = V_{DD}$ or $V_{SS}$	$I_{in}$	-2.5	2.5	$\mu\text{A}$
5	High Impedance (Off-State) Leakage Current <sup>3, 14</sup> $V_{in} = V_{DD}$ or $V_{SS}$	$I_{OZ}$	-2.5	2.5	$\mu\text{A}$
6	CMOS Output High Voltage <sup>4, 5, 14</sup> $I_{OH} = -10.0 \mu\text{A}$	$V_{OH}$	$V_{DD} - 0.2$	—	V
7	CMOS Output Low Voltage <sup>5, 14</sup> $I_{OL} = 10.0 \mu\text{A}$	$V_{OL}$	—	0.2	V
8	Output High Voltage <sup>5, 6, 14</sup> $I_{OH} = -0.8 \text{ mA}$	$V_{OH}$	$V_{DD} - 0.8$	—	V
9	Output Low Voltage <sup>6, 14</sup> $I_{OL} = 1.6 \text{ mA}$ $I_{OL} = 5.3 \text{ mA}$ $I_{OL} = 12 \text{ mA}$	$V_{OL}$	— — —	0.4 0.4 0.4	V
10	Three State Control Input High Voltage	$V_{IHTSC}$	1.6 ( $V_{DD}$ )	9.1	V
11	Data Bus Mode Select Pull-up Current <sup>7, 8</sup> $V_{in} = V_{IL}$ $V_{in} = V_{IH}$	$I_{MSP}$	— -15	-120 —	$\mu\text{A}$
12	$V_{DD}$ Supply Current <sup>9, 10</sup> Run (68331) Run (68332) Run, Emulation mode (68332) LPSTOP, crystal reference, VCO Off (STSIM = 0) LPSTOP, external clock input = max $f_{sys}$	$I_{DD}$	— — — — —	140 150 160 350 5	mA mA mA $\mu\text{A}$ mA
13	Clock Synthesizer Operating Voltage	$V_{DDSYN}$	4.75	5.25	V
14	$V_{DDSYN}$ Supply Current <sup>5</sup> VCO on, crystal reference, maximum $f_{sys}$ External Clock, maximum $f_{sys}$ LPSTOP, crystal reference, VCO off (STSIM = 0) $V_{DD}$ powered down	$I_{DDSYN}$	— — — — —	2 6 150 100	mA mA $\mu\text{A}$ $\mu\text{A}$
15	RAM Standby Voltage Specified $V_{DD}$ applied $V_{DD} = V_{SS}$	$V_{SB}$	0.0 3.0	5.25 5.25	V
16	RAM Standby Current <sup>10, 11, 12</sup> Normal RAM operation Transient condition Standby operation	$I_{SB}$	— — —	10 3 50	$\mu\text{A}$ mA $\mu\text{A}$
17	Power Dissipation <sup>13</sup> (68331) Power Dissipation <sup>13</sup> (68332)	$P_D$	—	766 819	mW mW

**Table 5 DC Characteristics (Continued)**

( $V_{DD}$  and  $V_{DDSYN} = 5.0 \text{ Vdc} \pm 5\%$ ,  $V_{SS} = 0 \text{ Vdc}$ ,  $T_A = T_L$  to  $T_H$ )

Num	Characteristic	Symbol	Min	Max	Unit
18	Input Capacitance <sup>14</sup> All input-only pins except ADC pins All input/output pins	$C_{in}$	— —	10 20	pF
19	Load Capacitance <sup>14</sup> Group 1 I/O Pins, CLKOUT, FREEZE/QUOT, $\overline{IPIPE}$ Group 2 I/O Pins and $\overline{CSBOOT}$ , $\overline{BG/CS}$ Group 3 I/O Pins Group 4 I/O Pins	$C_L$	— — — —	90 100 130 200	pF

NOTES:

1. Applies to:  
Port E[7:4] — SIZ[1:0],  $\overline{AS}$ ,  $\overline{DS}$   
Port F[7:0] —  $\overline{IRQ}[7:1]$ , MODCLK  
Port GP[7:0] — IC4/OC5/OC1, IC[3:1], OC[4:1]/OC1  
Port QS[7:0] — TXD, PCS[3:1], PCS0/ $\overline{SS}$ , SCK, MOSI, MISO  
 $\overline{TPUCH}[15:0]$ , T2CLK  
 $\overline{BKPT/DSCLK}$ ,  $\overline{IFETCH}$ , PAI, PCLK,  $\overline{RESET}$ , RXD, TSC  
EXTAL (when PLL enabled)
2. This parameter is periodically sampled rather than 100% tested.
3. Applies to all input/output and output pins
4. Does not apply to HALT and  $\overline{RESET}$  because they are open drain pins. Does not apply to Port QS[7:0] (TXD, PCS[3:1], PCS0/ $\overline{SS}$ , SCK, MOSI, MISO) in wired-OR mode.
5. Applies to Group 1, 2, 4 input/output and all output pins
6. Applies to Group 1, 2, 3, 4 input/output pins,  $\overline{BG/CS}$ , CLKOUT,  $\overline{CSBOOT}$ , FREEZE/QUOT, and  $\overline{IPIPE}$
7. Applies to DATA[15:0]
8. Use of an active pulldown device is recommended.
9. Total operating current is the sum of the appropriate  $I_{DD}$ ,  $I_{DDSYN}$ , and  $I_{SB}$  values, plus  $I_{DDA}$ .  $I_{DD}$  values include supply currents for device modules powered by  $V_{DDE}$  and  $V_{DDI}$  pins.
10. Current measured at maximum system clock frequency, all modules active.
11. When  $V_{SB}$  is more than 0.3 V greater than  $V_{DD}$ , current flows between the  $V_{STBY}$  and  $V_{DD}$  pins, which causes standby current to increase toward the maximum transient condition specification. System noise on the  $V_{DD}$  and  $V_{STBY}$  pin can contribute to this condition.
12. The SRAM module will not switch into standby mode as long as  $V_{SB}$  does not exceed  $V_{DD}$  by more than 0.5 volts. The SRAM array cannot be accessed while the module is in standby mode.
13. Power dissipation measured at specified system clock frequency, all modules active. Power dissipation can be calculated using the expression:

$$P_D = \text{Maximum } V_{DD} (I_{DD} + I_{DDSYN} + I_{SB})$$

$I_{DD}$  includes supply currents for all device modules powered by  $V_{DDE}$  and  $V_{DDI}$  pins.

14. Input-Only Pins: EXTAL, TSC,  $\overline{BKPT}$ , PAI, PCLK, RXD  
Output-Only Pins:  $\overline{CSBOOT}$ ,  $\overline{BG/CS1}$ , CLKOUT, FREEZE/QUOT,  $\overline{IPIPE}$ , PWMA, PWMB  
Input/Output Pins:  
Group 1: Port GP[7:0] — IC4/OC5/OC1, IC[3:1], OC[4:1]/OC1  
DATA[15:0],  $\overline{IFETCH}$ ,  $\overline{TPUCH}[15:0]$   
Group 2: Port C[6:0] — ADDR[22:19]/CS[9:6], FC[2:0]/CS[5:3]  
Port E[7:0] — SIZ[1:0], AS, DS, AVEC, DSACK[1:0]  
Port F[7:0] —  $\overline{IRQ}[7:1]$ , MODCLK  
Port QS[7:3] — TXD, PCS[3:1], PCS0/ $\overline{SS}$   
ADDR23/ $\overline{CS10}$ /ECLK, ADDR[18:0], R/W,  $\overline{BERR}$ ,  $\overline{BR/CS0}$ ,  $\overline{BGACK/CS2}$   
Group 3: HALT,  $\overline{RESET}$   
Group 4: MISO, MOSI, SCK

**Table 6 AC Timing**

( $V_{DD}$  and  $V_{DDSYN} = 5.0 \text{ Vdc} \pm 5\%$ ,  $V_{SS} = 0 \text{ Vdc}$ ,  $T_A = T_L$  to  $T_H$ )<sup>1</sup>

Num	Characteristic	Symbol	Min	Max	Unit
F1	Frequency of Operation	f	4 ( $f_{ref}$ )	25.17	MHz
1	Clock Period	$t_{cyc}$	39.7	—	ns
1A	ECLK Period	$t_{Ecyc}$	318	—	ns
1B	External Clock Input Period <sup>2</sup>	$t_{Xcyc}$	39.7	—	ns
2, 3	Clock Pulse Width	$t_{CW}$	15	—	ns
2A, 3A	ECLK Pulse Width	$t_{ECW}$	155	—	ns
2B, 3B	External Clock Input High/Low Time <sup>2</sup>	$t_{XCHL}$	19.8	—	ns
4, 5	CLKOUT Rise and Fall Time	$t_{Crf}$	—	5	ns
4A, 5A	Rise and Fall Time (All Outputs except CLKOUT)	$t_{rf}$	—	8	ns
4B, 5B	External Clock Input Rise and Fall Time <sup>3</sup>	$t_{XCrf}$	—	4	ns
6	Clock High to ADDR, FC, $\overline{RMC}$ , SIZ Valid	$t_{CHAV}$	0	19	ns
7	Clock High to ADDR, Data, FC, $\overline{RMC}$ , SIZ High Impedance	$t_{CHAZx}$	0	39	ns
8	Clock High to ADDR, FC, $\overline{RMC}$ , SIZ Invalid	$t_{CHAZn}$	0	—	ns
9	Clock Low to $\overline{AS}$ , $\overline{DS}$ , $\overline{CS}$ Asserted	$t_{CLSA}$	0	19	ns
9A	$\overline{AS}$ to $\overline{DS}$ or $\overline{CS}$ Asserted (Read) <sup>4</sup>	$t_{STSA}$	-10	10	ns
9C	Clock Low to $\overline{IFETCH}$ , $\overline{IPIPE}$ Asserted	$t_{CLIA}$	2	19	ns
11	ADDR, FC, $\overline{RMC}$ , SIZ Valid to $\overline{AS}$ , $\overline{CS}$ , (and $\overline{DS}$ Read) Asserted	$t_{AVSA}$	8	—	ns
12	Clock Low to $\overline{AS}$ , $\overline{DS}$ , $\overline{CS}$ Negated	$t_{CLSN}$	2	19	ns
12A	Clock Low to $\overline{IFETCH}$ , $\overline{IPIPE}$ Negated	$t_{CLIN}$	2	19	ns
13	$\overline{AS}$ , $\overline{DS}$ , $\overline{CS}$ Negated to ADDR, FC, SIZ Invalid (Address Hold)	$t_{SNAI}$	8	—	ns
14	$\overline{AS}$ , $\overline{CS}$ (and $\overline{DS}$ Read) Width Asserted	$t_{SWA}$	65	—	ns
14A	$\overline{DS}$ , $\overline{CS}$ Width Asserted (Write)	$t_{SWAW}$	25	—	ns
14B	$\overline{AS}$ , $\overline{CS}$ (and $\overline{DS}$ Read) Width Asserted (Fast Cycle)	$t_{SWDW}$	22	—	ns
15	$\overline{AS}$ , $\overline{DS}$ , $\overline{CS}$ Width Negated <sup>5</sup>	$t_{SN}$	22	—	ns
16	Clock High to $\overline{AS}$ , $\overline{DS}$ , $\overline{R/W}$ High Impedance	$t_{CHSZ}$	—	39	ns
17	$\overline{AS}$ , $\overline{DS}$ , $\overline{CS}$ Negated to $\overline{R/W}$ High	$t_{SNRN}$	10	—	ns
18	Clock High to $\overline{R/W}$ High	$t_{CHRH}$	0	19	ns
20	Clock High to $\overline{R/W}$ Low	$t_{CHRL}$	0	19	ns
21	$\overline{R/W}$ High to $\overline{AS}$ , $\overline{CS}$ Asserted	$t_{RAAA}$	10	—	ns
22	$\overline{R/W}$ Low to $\overline{DS}$ , $\overline{CS}$ Asserted (Write)	$t_{RASA}$	40	—	ns
23	Clock High to Data Out Valid	$t_{CHDO}$	—	19	ns
24	Data Out Valid to Negating Edge of $\overline{AS}$ , $\overline{CS}$ (Fast Write Cycle)	$t_{DVASN}$	7	—	ns
25	$\overline{DS}$ , $\overline{CS}$ Negated to Data Out Invalid (Data Out Hold)	$t_{SNDOI}$	5	—	ns
26	Data Out Valid to $\overline{DS}$ , $\overline{CS}$ Asserted (Write)	$t_{DVSA}$	8	—	ns
27	Data In Valid to Clock Low (Data Setup)	$t_{DICL}$	5	—	ns
27A	Late $\overline{BERR}$ , $\overline{HALT}$ Asserted to Clock Low (Setup Time)	$t_{BELCL}$	10	—	ns

**Table 6 AC Timing (Continued)**


( $V_{DD}$  and  $V_{DDSYN} = 5.0 \text{ Vdc} \pm 5\%$ ,  $V_{SS} = 0 \text{ Vdc}$ ,  $T_A = T_L$  to  $T_H$ )<sup>1</sup>

Num	Characteristic	Symbol	Min	Max	Unit
28	AS, DS Negated to DSACK[1:0], BERR, HALT, AVEC Negated	t <sub>SNDN</sub>	0	50	ns
29	DS, CS Negated to Data In Invalid (Data In Hold) <sup>6</sup>	t <sub>SNDI</sub>	0	—	ns
29A	DS, CS Negated to Data In High Impedance <sup>6, 7</sup>	t <sub>SHDI</sub>	—	45	ns
30	CLKOUT Low to Data In Invalid (Fast Cycle Hold) <sup>6</sup>	t <sub>CLDI</sub>	8	—	ns
30A	CLKOUT Low to Data In High Impedance <sup>6</sup>	t <sub>CLDH</sub>	—	60	ns
31	DSACK[1:0] Asserted to Data In Valid <sup>8</sup>	t <sub>DADI</sub>	—	35	ns
33	Clock Low to BG Asserted/Negated	t <sub>CLBAN</sub>	—	19	ns
35	BR Asserted to BG Asserted (RMC not Asserted) <sup>9</sup>	t <sub>BRAGA</sub>	1	—	t <sub>cyc</sub>
37	BGACK Asserted to BG Negated	t <sub>GAGN</sub>	1	2	t <sub>cyc</sub>
39	BG Width Negated	t <sub>GH</sub>	2	—	t <sub>cyc</sub>
39A	BG Width Asserted	t <sub>GA</sub>	1	—	t <sub>cyc</sub>
46	R/W Width Asserted (Write or Read)	t <sub>RWA</sub>	90	—	ns
46A	R/W Width Asserted (Fast Write or Read Cycle)	t <sub>RWAS</sub>	55	—	ns
47A	Asynchronous Input Setup Time BR, BGACK, DSACK[1:0], BERR, AVEC, HALT	t <sub>AIST</sub>	5	—	ns
47B	Asynchronous Input Hold Time	t <sub>AIHT</sub>	10	—	ns
48	DSACK[1:0] Asserted to BERR, HALT Asserted <sup>10</sup>	t <sub>DABA</sub>	—	27	ns
53	Data Out Hold from Clock High	t <sub>DOCH</sub>	0	—	ns
54	Clock High to Data Out High Impedance	t <sub>CHDH</sub>	—	23	ns
55	R/W Asserted to Data Bus Impedance Change	t <sub>RADC</sub>	25	—	ns
70	Clock Low to Data Bus Driven (Show Cycle)	t <sub>SCLDD</sub>	0	19	ns
71	Data Setup Time to Clock Low (Show Cycle)	t <sub>SCLDS</sub>	8	—	ns
72	Data Hold from Clock Low (Show Cycle)	t <sub>SCLDH</sub>	8	—	ns
73	BKPT Input Setup Time	t <sub>BKST</sub>	10	—	ns
74	BKPT Input Hold Time	t <sub>BKHT</sub>	10	—	ns
75	Mode Select Setup Time	t <sub>MSS</sub>	20	—	t <sub>cyc</sub>
76	Mode Select Hold Time	t <sub>MSH</sub>	0	—	ns
77	RESET Assertion Time <sup>11</sup>	t <sub>RSTA</sub>	4	—	t <sub>cyc</sub>
78	RESET Rise Time <sup>12,13</sup>	t <sub>RSTR</sub>	—	10	t <sub>cyc</sub>

NOTES:


- All AC timing is shown with respect to 20%  $V_{DD}$  and 70%  $V_{DD}$  levels unless otherwise noted.
- When an external clock is used, minimum high and low times are based on a 50% duty cycle. The minimum allowable  $t_{Xcyc}$  period is reduced when the duty cycle of the external clock varies. The relationship between external clock input duty cycle and minimum  $t_{Xcyc}$  is expressed:  
Minimum  $t_{Xcyc}$  period = minimum  $t_{XCHL}$  / (50% – external clock input duty cycle tolerance).
- Parameters for an external clock signal applied while the internal PLL is disabled (MODCLK pin held low during reset). Does not pertain to an external reference applied while the PLL is enabled (MODCLK pin held high during reset). When the PLL is enabled, the clock synthesizer detects successive transitions of the reference signal. If transitions occur within the correct clock period, rise/fall times and duty cycle are not critical.

4. Specification 9A is the worst-case skew between  $\overline{AS}$  and  $\overline{DS}$  or  $\overline{CS}$ . The amount of skew depends on the relative loading of these signals. When loads are kept within specified limits, skew will not cause  $\overline{AS}$  and  $\overline{DS}$  to fall outside the limits shown in specification 9.
5. If multiple chip selects are used,  $\overline{CS}$  width negated (specification 15) applies to the time from the negation of a heavily loaded chip select to the assertion of a lightly loaded chip select. The  $\overline{CS}$  width negated specification between multiple chip selects does not apply to chip selects being used for synchronous ECLK cycles.
6. Hold times are specified with respect to  $\overline{DS}$  or  $\overline{CS}$  on asynchronous reads and with respect to CLKOUT on fast cycle reads. The user is free to use either hold time.
7. Maximum value is equal to  $(t_{cyc} / 2) + 25$  ns.
8. If the asynchronous setup time (specification 47A) requirements are satisfied, the  $\overline{DSACK[1:0]}$  low to data setup time (specification 31) and  $\overline{DSACK[1:0]}$  low to  $\overline{BERR}$  low setup time (specification 48) can be ignored. The data must only satisfy the data-in to clock low setup time (specification 27) for the following clock cycle.  $BERR$  must satisfy only the late  $BERR$  low to clock low setup time (specification 27A) for the following clock cycle.
9. To ensure coherency during every operand transfer,  $\overline{BG}$  is not asserted in response to  $\overline{BR}$  until after all cycles of the current operand transfer are complete.
10. In the absence of  $\overline{DSACK[1:0]}$ ,  $BERR$  is an asynchronous input using the asynchronous setup time (specification 47A).
11. After external  $\overline{RESET}$  negation is detected, a short transition period (approximately 2)  $t_{cyc}$  elapses, then the SIM drives  $RESET$  low for 512  $t_{cyc}$ .
12. External assertion of the  $\overline{RESET}$  input can overlap internally-generated resets. To insure that an external reset is recognized in all cases,  $\overline{RESET}$  must be asserted for at least 590 CLKOUT cycles.
13. External logic must pull  $\overline{RESET}$  high during this period in order for normal MCU operation to begin.



68300 CLKOUT TIM


**Figure 1 CLKOUT Output Timing Diagram**



NOTE: TIMING SHOWN WITH RESPECT TO 20% AND 70% V<sub>DD</sub>.  
PULSE WIDTH SHOWN WITH RESPECT TO 50% V<sub>DD</sub>.

68300 EXT CLK INPUT TIM


**Figure 2 External Clock Input Timing Diagram**



NOTE: TIMING SHOWN WITH RESPECT TO 20% AND 70% V<sub>DD</sub>.


68300 ECLK OUTPUT TIM

**Figure 3 ECLK Output Timing Diagram**




68300 RD CYC TIM

**Figure 4 Read Cycle Timing Diagram**




68300 WR CYC TIM

**Figure 5 Write Cycle Timing Diagram**




68300 FAST RD CYC TIM

**Figure 6 Fast Termination Read Cycle Timing Diagram**




68300 FAST WR CYC TIM

**Figure 7 Fast Termination Write Cycle Timing Diagram**




68300 BUS ARB TIM

**Figure 8 Bus Arbitration Timing Diagram — Active Bus Case**



68300 BUS ARB TIM IDLE

**Figure 9 Bus Arbitration Timing Diagram — Idle Bus Case**




**NOTE:**

Show cycles can stretch during clock phase S42 when bus accesses take longer than two cycles due to IMB module wait-state insertion.


68300 SHW CYC TIM

**Figure 10 Show Cycle Timing Diagram**



68300 CHIP SEL TIM

**Figure 11 Chip-Select Timing Diagram**



68300 RST/MODE SEL TIM

**Figure 12 Reset and Mode Select Timing Diagram**


**Table 7 Background Debugging Mode Timing**

( $V_{DD}$  and  $V_{DDSYN} = 5.0 \text{ Vdc} \pm 5\%$ ,  $V_{SS} = 0 \text{ Vdc}$ ,  $T_A = T_L$  to  $T_H$ )<sup>1</sup>

Num	Characteristic	Symbol	Min	Max	Unit
B0	DSI Input Setup Time	$t_{DSISU}$	10	—	ns
B1	DSI Input Hold Time	$t_{DSIH}$	5	—	ns
B2	DSCLK Setup Time	$t_{DSCSU}$	10	—	ns
B3	DSCLK Hold Time	$t_{DSCH}$	5	—	ns
B4	DSO Delay Time	$t_{DSOD}$	—	20	ns
B5	DSCLK Cycle Time	$t_{DSCCYC}$	2	—	$t_{cyc}$
B6	CLKOUT Low to FREEZE Asserted/Negated	$t_{FRZAN}$	—	30	ns
B7	CLKOUT High to $\overline{\text{IFETCH}}$ High Impedance	$t_{IPZ}$	—	30	ns
B8	CLKOUT High to $\overline{\text{IFETCH}}$ Valid	$t_{IP}$	—	30	ns
B9	DSCLK Low Time	$t_{DSCLO}$	1	—	$t_{cyc}$
B10	$\overline{\text{IFETCH}}$ High Impedance to FREEZE Asserted	$t_{IZFA}$	TBD	—	$t_{cyc}$
B11	FREEZE Negated to $\overline{\text{IFETCH}}$ Active	$t_{FNIA}$	TBD	—	$t_{cyc}$


NOTES:

1. All AC timing is shown with respect to 20%  $V_{DD}$  and 70%  $V_{DD}$  levels unless otherwise noted.



68300 BKGD DBM SER COM TIM

**Figure 13 BDM Serial Communication Timing Diagram**



68300 BDM FRZ TIM

**Figure 14 BDM Freeze Assertion Timing Diagram**


**Table 8 ECLK Bus Timing**

( $V_{DD}$  and  $V_{DDSYN} = 5.0 \text{ Vdc} \pm 5\%$ ,  $V_{SS} = 0 \text{ Vdc}$ ,  $T_A = T_L$  to  $T_H$ )<sup>1</sup>

Num	Characteristic	Symbol	Min	Max	Unit
E1	ECLK Low to Address Valid <sup>2</sup>	$t_{EAD}$	—	40	ns
E2	ECLK Low to Address Hold	$t_{EAH}$	10	—	ns
E3	ECLK Low to $\bar{CS}$ Valid ( $\bar{CS}$ Delay)	$t_{ECSD}$	—	100	ns
E4	ECLK Low to $\bar{CS}$ Hold	$t_{ECSH}$	10	—	ns
E5	$\bar{CS}$ Negated Width	$t_{ECSN}$	20	—	ns
E6	Read Data Setup Time	$t_{EDSR}$	25	—	ns
E7	Read Data Hold Time	$t_{EDHR}$	5	—	ns
E8	ECLK Low to Data High Impedance	$t_{EDHZ}$	—	40	ns
E9	$\bar{CS}$ Negated to Data Hold (Read)	$t_{ECDH}$	0	—	ns
E10	$\bar{CS}$ Negated to Data High Impedance	$t_{ECDZ}$	—	1	$t_{cyc}$
E11	ECLK Low to Data Valid (Write)	$t_{EDDW}$	—	2	$t_{cyc}$
E12	ECLK Low to Data Hold (Write)	$t_{EDHW}$	5	—	ns
E13	Address Access Time (Read) <sup>3</sup>	$t_{EACC}$	255	—	ns
E14	Chip-Select Access Time (Read) <sup>4</sup>	$t_{EACS}$	195	—	ns
E15	Address Setup Time	$t_{EAS}$	1/2	—	$t_{cyc}$

NOTES:

1. All AC timing is shown with respect to 20%  $V_{DD}$  and 70%  $V_{DD}$  levels unless otherwise noted.
2. When previous bus cycle is not an ECLK cycle, the address may be valid before ECLK goes low.
3. Address access time =  $t_{Ecyc} - t_{EAD} - t_{EDSR}$ .
4. Chip select access time =  $t_{Ecyc} - t_{ECSD} - t_{EDSR}$ .



**Figure 15 ECLK Timing Diagram**


**Table 9 QSPI Timing**

( $V_{DD}$  and  $V_{DDSYN} = 5.0 \text{ Vdc} \pm 5\%$ ,  $V_{SS} = 0 \text{ Vdc}$ ,  $T_A = T_L$  to  $T_H$ , 200 pF load on all QSPI pins)<sup>1</sup>

Num	Function	Symbol	Min	Max	Unit
1	Operating Frequency Master Slave	$f_{op}$	DC DC	1/4 1/4	$f_{sys}$ $f_{sys}$
2	Cycle Time Master Slave	$t_{qcyc}$	4 4	510 —	$t_{cyc}$ $t_{cyc}$
3	Enable Lead Time Master Slave	$t_{lead}$	2 2	128 —	$t_{cyc}$ $t_{cyc}$
4	Enable Lag Time Master Slave	$t_{lag}$	— 2	1/2 —	SCK $t_{cyc}$
5	Clock (SCK) High or Low Time Master Slave <sup>2</sup>	$t_{sw}$	$2 t_{cyc} - 30$ $2 t_{cyc} - n$	$255 t_{cyc}$ —	ns ns
6	Sequential Transfer Delay Master Slave (Does Not Require Deselect)	$t_{td}$	17 13	8192 —	$t_{cyc}$ $t_{cyc}$
7	Data Setup Time (Inputs) Master Slave	$t_{su}$	20 20	— —	ns ns
8	Data Hold Time (Inputs) Master Slave	$t_{hi}$	0 20	— —	ns ns
9	Slave Access Time	$t_a$	—	1	$t_{cyc}$
10	Slave MISO Disable Time	$t_{dis}$	—	2	$t_{cyc}$
11	Data Valid (after SCK Edge) Master Slave	$t_v$	— —	50 50	ns ns
12	Data Hold Time (Outputs) Master Slave	$t_{ho}$	0 0	— —	ns ns
13	Rise Time Input Output	$t_{ri}$ $t_{ro}$	— —	2 30	$\mu s$ ns
14	Fall Time Input Output	$t_{fi}$ $t_{fo}$	— —	2 30	$\mu s$ ns


NOTES:

1. All AC timing is shown with respect to 20%  $V_{DD}$  and 70%  $V_{DD}$  levels unless otherwise noted.
2. For high time, n = External SCK rise time; for low time, n = External SCK fall time.




68300 QSPI MAST CPHA0

**Figure 16 QSPI Timing — Master, CPHA = 0**




68300 QSPI MAST CPHA1

**Figure 17 QSPI Timing — Master, CPHA = 1**



68300 QSPI SLV CPHA0

**Figure 18 QSPI Timing — Slave, CPHA = 0**



68300 QSPI SLV CPHA1

**Figure 19 QSPI Timing — Slave, CPHA = 1**


**Table 10 Time Processor Unit Timing**

( $V_{DD}$  and  $V_{DDA} = 5.0 \text{ Vdc} \pm 5\%$ ,  $V_{SS} = 0 \text{ Vdc}$ ,  $T_A = T_L$  to  $T_H$ )<sup>1</sup>

Num	Parameter	Symbol	Min	Max	Unit
1	CLKOUT High to TPU Output Channel Valid <sup>2, 3, 4</sup>	$t_{CHTOV}$	2	18	ns
2	CLKOUT High to TPU Output Channel Hold	$t_{CHTOH}$	0	15	ns
3	TPU Input Channel Pulse Width	$t_{TIPW}$	4	—	$t_{cyc}$

NOTES:

1. AC Timing is shown with respect to 20%  $V_{DD}$  and 70%  $V_{DD}$  levels.
2. Timing not valid for external T2CLK input.
3. Maximum load capacitance for CLKOUT pin is 90 pF.
4. Maximum load capacitance for TPU output pins is 100 pF.



TPU I/O TIM

**Figure 20 TPU Timing Diagram**

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.

MCUinit, MCUasm, MCUdebug, and RTEK are trademarks of Motorola, Inc. MOTOROLA and ! are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

**How to reach us:**

**USA/EUROPE/Locations Not Listed:** Motorola Literature Distribution;  
P.O. Box 5405, Denver Colorado 80217. 1-800-441-2447

**Mfax™:** RMFAX0@email.sps.mot.com - TOUCHTONE (602) 244-6609

**INTERNET:** <http://Design-NET.com>

**JAPAN:** Nippon Motorola Ltd.; Tatsumi-SPD-JLDC,  
6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 81-3-3521-8315

**ASIA PACIFIC:** Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park,  
51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298

Mfax is a trademark of Motorola, Inc.

