### HOW TO DEBUG A FAULT EXCEPTION ON ARM CORTEX-M MCU

Alvin Liu 2022-08-15





SECURE CONNECTIONS FOR A SMARTER WORLD

CONFIDENTIAL AND PROPRIETARY

### Agenda


### How To Debug A Fault Exception On ARM Cortex-M(V7M) MCU(S32K3X)

- Fault Exception Model Overview
- Registers Used To Control And Status Fault Exceptions
- Practice On Fault Exception Debugging
- Fault Exception Handling



# FAULT EXCEPTION MODEL OVERVIEW





### **Exception Model**

Exception Type	ARMv6-M (Cortex-M0/M0+/M1)	ARMv7-M (Cortex-M3/M4/M		ARMv8-M Mainline (Cortex-M33)		Vector Table	Vector address offset (initial)
495   256		Not supported i Cortex-M3/M4/M				Interrupt#479 vector 1	0x000007BC
255				Device Specific		Interrupt#239 vector 1	0x000003FC
 31   	Device Specific Interrupts	Device Specific Interrupts	Device Specific Interrupts	Interrupts		Interrupt#31 vector 1	0x000000BC
17 16	interrupts					Interrupt#1 vector 1 Interrupt#0 vector 1	0x00000044 0x00000040
15	SysTick	SysTick	SysTick	SysTick	┤┏	SysTick vector 1	0x0000003C
14	PendSV	PendSV	PendSV	PendSV		PendSV vector 1	0x00000038
13		Not-used		Not used	1	Not used	0x0000034
12	Not used	Debug Monitor	Not used	Debug Monitor	1	Debug Monitor vector 1	0x0000030
11	SVC	SVC	svc	SVC	1	SVC vector 1	0x0000002C
10					1	Not used	0x0000028
9		Netword		Not used		Not used	0x00000024
8		Not used				Not used	0x0000020
7	Not used		Not used	SecureFault	Ы	SecureFault (ARMv8-M Mainline)	0x0000001C
6		Usage Fault		Usage Fault	1	Usage Fault vector 1	0x0000018
5		Bus Fault		Bus Fault	]	Bus Fault vector 1	0x00000014
4		MemManage (fau	lt)	MemManage (fault)		MemManage vector 1	0x00000010
3	HardFault	HardFault	HardFault	HardFault		HardFault vector 1	0x000000C
2	NMI	NIMI	NMI	NMI		NMI vector 1	0x0000008
1						Reset vector 1	0x00000004
0						MSP initial value	0x0000000



### Fault Exception Model

	ARMv6-M (Cortex-M0, Cortex-M0+, Cortex-M1) and ARMv8-M Baseline (Cortex-M23)	ARMv7-M (Cortex-M3, Cortex-M4, Cortex-M7) and ARMv8-M Mainline (Cortex-M33)
HardFault	Y	Y
MemManage	-	Y
Usage Fault	-	Y
Bus Fault	•	Y
SecureFault	-	ARMv8-M Mainline only
Fault Status	<ul> <li>(one Debug FSR for debug only)</li> </ul>	Y
Registers		
Fault Address Register	-	Y



## Fault Exception Model

- HardFault: is the default exception and can be triggered because of an error during exception processing, or because an exception cannot be managed by any other exception mechanism.
- MemManage Fault: detects memory access violations to regions that are defined in the Memory Management Unit (MPU)
- **BusFault:** detects memory access errors on instruction fetch, data read/write, interrupt vector fetch, and register stacking (save/restore) on interrupt (entry/exit).
- UsageFault: detects execution of undefined instructions, unaligned memory access for load/store multiple. When enabled, divide-by-zero and other unaligned memory accesses are detected.

Exception	Exception Number	Priority	IRQ Number	Activation
HardFault	3	-1	-13	-
MemManage fault	4	Configurable	-12	Synchronous
BusFault	5	Configurable	-11	Synchronous when precise, asynchronous when imprecise.
UsageFault	6	Configurable	-10	Synchronous



### **Fault Escalation**

Faults escalated to HardFault :

 A fault handler causes the same kind of fault as the one it is servicing. This escalation to HardFault occurs because a handler cannot preempt itself (it must have the same priority as the current priority level).

 A fault handler causes a fault with the same or lower priority as the fault it is servicing. This is because the handler for the new fault cannot preempt the currently executing fault handler.

- An exception handler causes a fault for which the priority is the same as or lower than the currently executing exception.
- A fault occurs and the handler for that fault is not enabled.

Only Reset and NMI can preempt the fixed priority HardFault. A HardFault can preempt any exception.



# REGISTERS USED TO CONTROL AND STATUS FAULT EXCEPTIONS



## Fault Types

Fault type	Handler	Status Register	Bit Name
Bus error on a vector read error	HardFault	HFSR	VECTTBL
Fault that is escalated to a hard fault			FORCED
Fault on breakpoint escalation			DEBUGEVT
Fault on instruction access	MemManage	MMFSR	IACCVIOL
Fault on direct data access			DACCVIOL
Context stacking, because of an MPU access violation	_		MSTKERR
Context unstacking, because of an MPU access violation	-		MUNSTKERR
During lazy floating-point state preservation	-		MLSPERR
During exception stacking	BusFault	BFSR	STKERR
During exception unstacking	-		UNSTKERR
During instruction prefetching, precise	-		IBUSERR
During lazy floating-point state preservation	-		LSPERR
Precise data access error, precise	-		PRECISERR
Imprecise data access error, imprecise	-		IMPRECISERR
Undefined instruction	UsageFault	UFSR	UNDEFINSTR
Attempt to enter an invalid instruction set state	-		INVSTATE
Failed integrity check on exception return	-		INVPC
Attempt to access a non-existing coprocessor	1		NOCPC
Illegal unaligned load or store	1		UNALIGNED
Stack overflow	1		STKOF
Divide By 0	1		DIVBYZERO

NP

9 CONFIDENTIAL AND PROPRIETARY

### Fault Exception Relevant Status Registers

Handler	Status Register	Address Register	Address	Description
HardFault	HFSR		0xE000ED2C	HardFault Status Register
MemManage	MMFSR	MMFAR	0xE000ED28 0xE000ED34	MemManage Fault Status Register MemManage Fault Address Register
BusFault	BFSR	BFAR	0xE000ED29 0xE000ED38	BusFault Status Register BusFault Address Register
UsageFault	UFSR		0xE000ED2A	UsageFault Status Register
	AFSR		0xE000ED3C	Auxiliary Fault Status Register. Implementation defined content
	ABFSR		0xE000EFA8	Auxiliary BusFault Status Register. Only for Cortex-M7



### Fault Exception Relevant Status Registers - HFSR

• HardFault Status Register (HFSR) - 0xE000ED2C

This registers explains the reason a HardFault exception was triggered



**DEBUGEVT** - Indicates that a debug event occurred while the debug subsystem was not enabled

FORCED - This means a configurable fault was escalated to a HardFault, either because the configurable fault handler was not enabled or a fault occurred within the handler.


**VECTTBL** - Indicates a fault occurred because of an issue reading from an address in the vector table. This is pretty a typical but could happen if there is a bad address in the vector table and an unexpected interrupt fires.



### Fault Relevant Status Registers - MMFSR

MemManage Status Register (MMFSR) - 0xE000ED28

The MemManage fault status register (MMFSR) indicates a memory access violation detected by the Memory Protection Unit (MPU). Privileged access permitted only. Unprivileged accesses generate a BusFault.



MMARVALID - Indicates that the MemManage Fault Address Register (MMFAR), a 32 bit register located at 0xE000ED34, holds the address which triggered the MemManage fault

MLSPERR & MSTKERR - Indicates that a MemManage fault occurred during lazy state preservation or exception entry, respectively.

MUNSTKERR - Indicates that a fault occurred while returning from an exception

**DACCVIOL** - Indicates that a data access triggered the MemManage fault.


IACCVIOL - Indicates that an attempt to execute an instruction triggered an MPU or Execute Never (XN) fault.



### Fault Relevant Status Registers - MMFAR

• MemManage Fault Address Register (**MMFAR**)- 0xE000ED34

The BFAR address is associated with a precise data access BusFault. Privileged access permitted only. Unprivileged accesses generate a BusFault.




Data address for a MemManage fault. This register is updated with the address of a location that produced a MemManage fault. The MMFSR shows the cause of the fault. This field is valid only when MMFSR.MMARVALID is set. In implementations without unique BFAR and MMFAR registers, the value of this register is UNKNOWN if BFSR.BFARVALID is set.



### Fault Relevant Status Registers - BFSR

• BusFault Status Register (BFSR) - 0xE000ED29

The BusFault Status Register shows the status of bus errors resulting from instruction fetches and data accesses and indicates memory access faults detected during a bus operation. Only privileged access is permitted. Unprivileged access will generate a BusFault.



BFARVALID - Indicates that the Bus Fault Address Register (BFAR), a 32 bit register located at 0xE000ED38, holds the address which triggered the fault.

**LSPERR & STKERR** - Indicates that a fault occurred during lazy state preservation or during exception entry, respectively. Both are situations where the hardware is <u>automatically saving state on the stack</u>. One way this error may occur is if the stack in use overflows off the valid RAM address range while trying to service an exception

**UNSTKERR** - Indicates that a fault occurred trying to return from an exception. This typically arises if the stack was corrupted while the exception was running or the stack pointer was changed and its contents were not initialized correctly

IMPRECISERR - This flag is very important. It tells us whether or not the hardware was able to determine the exact location of the fault


**PRECISERR** - Indicates that the instruction which was executing prior to exception entry triggered the fault.



### Fault Relevant Status Registers - BFAR

• BusFault Address Register (BFAR) - 0xE000ED38

The BFAR address is associated with a precise data access BusFault. Privileged access permitted only. Unprivileged accesses generate a BusFault.




Data address for a precise BusFault. This register is updated with the address of a location that produced a BusFault. The BFSR shows the reason for the fault. This field is valid only when BFSR.BFARVALID is set. In implementations without unique BFAR and MMFAR registers, the value of this register is UNKNOWN if MMFSR.MMARVALID is set.



### Fault Relevant Status Registers - UFSR

UsageFault Status Register (UFSR) - 0xE000ED2A

The UsageFault Status Register UFSR contains the status for some instruction execution faults, and for data access. Privileged access permitted only. Unprivileged accesses generate a BusFault.



DIVBYZERO - Indicates a divide instruction was executed where the denominator was zero. This fault is configurable.

UNALIGNED - Indicates an unaligned access operation occurred. Unaligned multiple word accesses.

NOCP - Indicates that a Cortex-M coprocessor instruction was issued but the coprocessor was disabled or not present.

INVPC - Indicates an integrity check failure on EXC\_RETURN.


INVSTATE - Indicates the processor has tried to execute an instruction with an invalid Execution Program Status Register (EPSR) value.

UNDEFINSTR - Indicates an undefined instruction was executed. This can happen on exception exit if the stack got corrupted.



### Fault Relevant Status Registers - ABFSR

Auxiliary Bus Fault Status Register (ABFSR Cortex-M7 only) - 0xE000EFA8



When an IMPRECISE error occurs it will at least give us an indication of what memory bus the fault occurred on

AXIMTYPE: Indicates the type of fault on the AXIM interface. The values are valid only when AXIM=1. 0b00 = OKAY 0b01 = EXOKAY 0b10 = SLVERR 0b11= DECERR EPPB: Asynchronous fault on EPPB interface AXIM: Asynchronous fault on AXIM interface AHBP: Asynchronous fault on AHBP interface DTCM: Asynchronous fault on DTCM interface ITCM: Asynchronous fault on ITCM interface




### Fault Exception Relevant Control Registers

Address / Access	Register	Reset Value	Description
0xE000ED14 RW privileged	CCR	0x00000000	Configuration and Control Register: contains enable bits for trapping of divide-by-zero and unaligned accesses with the UsageFault.
0xE000ED18 RW privileged	SHP[12]	0x00	System Handler Priority registers: control the priority of exception handlers.
0xE000ED24 RW privileged	SHCSR	0x00000000	HardFault Status Register: contains bits that indicate the reason for HardFault



## Fault Relevant Control Registers - CCR

Configuration and Control Register (CCR)- 0xE000ED14



**DIV\_0\_TRP** - Controls whether or not divide by zeros will trigger a fault.


**UNALIGN\_TRP** - Controls whether or not unaligned accesses will always generate a fault.



### Fault Relevant Control Registers - SHCSR

• System Handler Control and State Register (SHCSR) - 0xE000ED24

This register lets you view the status of or enable various built in exception handlers:



MEMFAULTACT: Memory Management Fault exception active bit, reads as 1 if exception is active.

BUSFAULTACT: BusFault exception active bit, reads as 1 if exception is active.

USGFAULTACT: UsageFault exception active bit, reads as 1 if exception is active.

USGFAULTPENDED: UsageFault exception pending bit, reads as 1 if exception is pending.

MEMFAULTPENDED: Memory Management Fault exception pending bit, reads as 1 if exception is pending.

BUSFAULTPENDED: BusFault exception pending bit, reads as 1 if exception is pending.

MEMFAULTENA: Memory Management Fault exception enable bit, set to 1 to enable; set to 0 to disable.

BUSFAULTENA: BusFault exception enable bit, set to 1 to enable; set to 0 to disable.

USGFAULTENA: UsageFault exception enable bit, set to 1 to enable; set to 0 to disable.



# **PRACTICE ON FAULT EXCEPTION DEBUGGING**



## Debug Fault Exception & Fault Type

- When a Fault Exception occurred, we need know which Fault Exception triggered and Fault Type that leading the Fault Exception.
- To debug the Fault Exception and Fault Types, we can check relevant status registers as descripted in previous slides.
- To debug the Fault on S32K3XX with S32DS V3.4, more efficient way is to use Exception Catching
  - Feature


#### Create, manage, and run configurations

Plugin has not been registered. Some functionality may not be available.

C 🖻 🎭 🗎 🗶   🖻 🍸 👻	Name: Siul2_Port_Ip_Example_S32K344_Debug_FLASH_PNE
	Main 🔛 PEmicro Debugger 🕨 Startup 🦤 Source 🗖 Common 🖉
SAF_100_S32K344_M7_0_Release_FLASH_PNE SAF_100_S32K344_M7_0_Release_RAM_PNE ScureBootApp_Debug_FLASH_PNE SecureBootApp_Debug_FLASH_PNE SecureBootApp_Debug_RAM_PNE SecureBootApp_Debug_RAM_PNE SecureBootApp_Debug_RAM_PNE	Delay after reset and before communicating to target for     GDB Server Settings     C Launch Server Locally GDBMI Port Number: 6224     Hostname or IP: localhost Server Port Number: 7224     Server Parameters:
Siul2_Port_Ip_Example_S32K344_Debug_FLASH_PNE Siul2_Port_Ip_Example_S32K344_Debug_RAM_PNE	GDB Client Settings
swo_printf_Debug_FLASH_PNE	Executable: \${S32DS_GDB_ARM32_EXE} Other options:
swo_printf_Release_FLASH_PNE swo_printf_Release_RAM_PNE temp324_oneElf_M7_0_Debug_FLASH_PNE temp324_oneElf_M7_0_Debug_RAM_PNE temp324_oneElf_M7_0_Debug_RAM_PNE	Commands: set mem inaccessible-by-default off set tcp auto-retry on set tcp connect-timeout 240
temp324_oneElf_M7_0_Release_FLASH_PNE     temp324_oneElf_M7_0_Release_RAM_PNE     temp324_oneElf_M7_1_Debug_FLASH_PNE     temp324_oneElf_M7_1_Debug_FLASH_PNE     tempsense test S32K314 flash pemicro	SWO/Power Measurement Settings ✓ Enable Streaming <u>More Info</u> Streaming Server Port: 10224
tempsense_test_S32K324_flash_pemicro     tempsense_test_S32K344_flash_pemicro     test_k344	Exception Catching Settings (Valid for Context cores only)
GDB SEGER J-Link Debugging     IAR C-SPY Application     Launch Group	Enable Exception Entry/Return Catch      Enable BusFault Catch      Enable State Information Error Catch
Launch Group (Deprecated) Launch Group for S32 Debugger Lauterbach TRACE32 Debugger	Enable Checking Error Catch  Enable No-Coprocessor Catch  Enable MemManage Catch
S32 Debugger	Enable Reset Vector Catch




### Debug Fault Exception & Fault Type – MemManage Fault



### Debug Fault Exception & Fault Type – MemManage Fault

.239 int main(void)



E Console 🛛 🔤 Registers 🖶 Progress 🖹 Problems 🕐 Executables 🗊 Debug Shell 🚟 Watch registers 🖳 Debugger Console 🚺 Me Siul2\_Port\_Ip\_Example\_S32K344\_Debug\_FLASH\_PNE [GDB PEMicro Interface Debugging] C:\NXP\S32DS.3.4\eclipse\plugins\com.pemicro.c

CMD>VC


Command is inactive for this .ARP file.

VC is not implemented, falling back to	(x)= Variables 💁 Breakpoints 🛱 Expr	essions 🛛 🔤 Peripheral Regist 🖁	🕅 Arm System Regi 💴 Emb
CMD>VM			🏝 =ti
	Expression	Туре	Value
Verifying.	⋈= *(uint16_t *)0xE000ED2A	uint16_t	0
Verified.	(⋈= *(uint8_t *)0xE000ED29	uint8_t	0 '\0'
	(x)= *(uint8_t *)0xE000ED28	uint8_t	0x82 (Hex)
CMD>RE	🕂 Add new expression		
•			
Initializing.			
Soft reset failed!		Fault Ty	pe
Target has been RESET and is active.			
Soft reset failed!	land an alternative state of the state of		
MemManage: The processor attempted a . Possible MemManage fault location: 0x0		ses not permit the operatio	n.
HardFault: A fault has been escalated			
nar ar aller Ar radie has been escalated			
Fault Exception	Faut escalated to Hard Fault		



### Debug Fault Exception & Fault Type – Usage Fault

□INT MAIN(VOIG) { uint8 count = 0U; /\* Initialize all pins using the Port driver \*/ Siul2 Port Ip Init(NUM OF CONFIGURED PINS0, g pin mux InitConfig //illegal instruction execution(); //read from bad address(); //read\_from\_no\_int\_sram\_address(); //stack\_overflow(); //NULL\_address\_write(); \*(uint8 t \*)0xE000ED14 = 0x10; count = count / 0;while (1) £ Siul2\_Dio\_Ip\_WritePin(LED\_Q172\_PORT, LED\_Q172\_PIN, 1U); //Siul2\_Dio\_Ip\_WritePin(LED\_Q257\_PORT, LED\_Q257\_PIN, 1U); Siul2\_Dio\_Ip\_WritePin(TEST\_POINT\_PORT, TEST\_POINT\_PIN, 1U); TestDelay(4800000); Siul2\_Dio\_Ip\_WritePin(LED\_Q172\_PORT, LED\_Q172\_PIN, 0U); //Siul2\_Dio\_Ip\_WritePin(LED\_Q257\_PORT, LED\_Q257\_PIN, 0U); Siul2\_Dio\_Ip\_WritePin(TEST\_POINT\_PORT, TEST\_POINT\_PIN, 0U); TestDelay(4800000); } Exit\_Example(TRUE); return (0U); } P C V C V V CI T Sc Tá



#### 🖳 Console 🕱 🚟 Registers 🖷 Progress 💦 Problems 🔘 Executables 🕘 Debug Shell 🚟 M


Siul2\_Port\_Ip\_Example\_S32K344\_Debug\_FLASH\_PNE [GDB PEMicro Interface Debugging] C:\N

Programmed. CMD>VC	(x)= Variables 💁 Breakpoints 🛱 Expre	essions 🖾 🕮 Peripheral Regi	🚟 Arm System Re 🖾 EmbSys Reg
Command is inactive for this .ARP file.	Expression	Type	Value
VC is not implemented, falling back to VM	(x)= )(uint16_t *)0xE000ED2A	uint16_t	0x200 (Hex)
CMD>VM	*(uint8_t *)0xE000ED29	uint8_t	0 '\0'
	≫= *(uint8_t *)0xE000ED28	uint8_t	0x0 (Hex)
Verifying.	(№= *(uint8_t *)0xE000ED14	uint8_t	0x10 (Hex)
Verified.	💠 Add new expression		
Initializing. Soft reset failed! Target has been RESET and is active. Soft reset failed! UsageFault A divide by zero error has occurr	red		
HardFult: A fault has been escalated to a ha			
Fault Exception	Hard fault		1



### Debug Fault Exception & Fault Type – Bus Fault

144® ir 145 { 146 147 148 149 150 151 152 153	<pre>t main(void) uint8 count = 0U; /* Initialize all pins using the Port driver */ Siul2_Port_Ip_Init(NUM_OF_CONFIGURED_PINS0, g_pin_mux_InitConfigArr0); //illegal_instruction_execution(); //illegal_from_bad_addresc(); read_from_ho_int_sram_address(); //stack_overflow(); //NULL_address_write(); //NULL_address_write(</pre>	84⊖ <b>void HardFault_Handler(void</b> ) 85 {
154 155 156	<pre>//*(uint8_t *)0xE000ED14 = 0x10; //*(uint8_t *)0xE000ED14 = 0x10; //count = count / 0; while (1)</pre>	<pre>86 while(TRUE){}; 87 }</pre>
157 158 159 160	<pre>{     Siul2_Dio_Ip_WritePin(LED_Q172_PORT, LED_Q172_PIN, 1U);     //Siul2_Dio_Ip_WritePin(LED_Q257_PORT, LED_Q257_PIN, 1U);     Siul2_Dio_Ip_WritePin(TEST_POINT_PORT, TEST_POINT_PIN, 1U);</pre>	
161 162 163 164 165 166	TestDelay(4800000); Siul2_Dio_Ip_WritePin(LED_Q172_PORT, LED_Q172_PIN, 0U); //Siul2_Dio_Ip_WritePin(LED_Q257_PORT, LED_Q257_PIN, 0U); Siul2_Dio_Ip_WritePin(TEST_POINT_PORT, TEST_POINT_PIN, 0U); TestDelay(4800000);	
166 167 168 169 170 171 }	Exit_Example(TRUE); return (0U);	






### Debug Fault Exception & Fault Type – Bus Fault


🞇 workspaceS32DS.3.4 - Lin\_Master\_S32K344\_Example\_DS/RTD/src/Clock\_Ip\_Divider.c - S32 Design Studio for S32 Platform

Eile Edit Source Refactor Navigate Search Project ConfigTools Run PEMicro FreeRTOS Window Help



27 CONFIDENTIAL AND PROPRIETARY


### **Debug Fault Address**





## Debug Fault Address

 At exception entry, the processor saves R0-R3, R12, LR, PC and PSR on the stack, and LR is updated with EXC\_RETURN, Bit 2 of EXC\_RETURN indicate the MSP or PSP used. If Bit 2 is 1, PSP used, if Bit 2 is 0, MSP used.



• So, we can locate the Fault Address by stack Backtrace.



### Debug Fault Address – Stack Backtrace Manaully

ject ConfigTools Run PEMicro FreeRTOS Window Help

main.c 🔹 🖻 bootloade	r_m 🗈 exceptions.c 🛛 🗈 Ota.c	🖻 main.c 🛛 🔝 st	artup_cm7.s »	93		<sup>(x)=</sup> Varial	E Disassembly	22	0x0040196b	v   🕄 🏠 🖆
79 80 <sup>©</sup> void NMI_Handle 81 { 82 while(TRUE) © Console IIII Registers		utables 🕖 Debug S	hell		^	Expressi (x)= *(1 (x)= *(1	0040195c: 0040195e:	lsls movs <b>illegal_i</b> push sub	r4, r3, #7 r0, #64 ; 0x40 <b>nstruction_exec</b> {lr} sp, #12	cution:
Name      1000 r8      1000 r9      100	Value           0           0           0           0           0           0           0           0           0           0           0           0           0           0           0           0x2042efc0           0x401a9a <hardfault_ha< td="">           1627389955</hardfault_ha<>		escri		-	(∞)= *(1 (∞)= *(1 (→) = Ac	00401904: 00401966: 00401968: 0040196a: 0040196e: 00401970:	ldr	<pre>r3, #375809638 r3, [sp, #4] r3, [sp, #4] r3 r3, r0 r0, r3 sp, #12 pc, [sp], #4 _bad_address: r3, [pc, #4] _bad_address: r3, [pc, #4]</pre>	34 ; 0xe0000000 ; (0x40197c : (0x40197c
888 d0 888 d1						<				
nitors	Progress 🖹 Problems 🜔 Executables						y 🛛 🔛 Real III	me Expressio		apture ]   •••• ••• 📑 🛃   🞫
intors		42efc0 : 0x2042EFC0 Iress	4 R17	8R9 B	nderings C - R€					
0x00400000	Auc	mess wif 5	4 817	OK- D	C - 16-	<u> </u>				



• .gdbinit script

When GDB launching, it will look for the .gdbinit script, if found, GDB will conduct the CMD from list. Stand CMD can be found from:

C:\NXP\S32DS.3.4\S32DS\tools\gdb-arm\arm32-eabi\arm-none-eabi\share\docs\pdf\GDB.pdf

help List of classes of commands: aliases -- Aliases of other commands. breakpoints -- Making program stop at certain points. data -- Examining data. files -- Specifying and examining files. internals -- Maintenance commands. obscure -- Obscure features. running -- Running the program. stack -- Examining the program. stack -- Examining the stack. status -- Status inquiries. support -- Support facilities. tracepoints -- Tracing of program execution without stopping the program. user-defined -- User-defined commands.

Type "help" followed by a class name for a list of commands in that class.



31 CONFIDENTIAL AND PROPRIETARY

Define Stack Backstrace CMD in .gdbinit script

Apart from stand GDB CMD, we also can define ourself CMD in .gdbint, it can be recognized by GDB, then later we can use this CMD just stand CMD anywhere.

Here we defined the CMD "armex" to do Stack Backtrace.

```
set language c
define armex
  printf "EXEC RETURN (LR):\n",
  info registers $1r
    if (((unsigned int)\ a 0x04) == 0x4)
      printf "Uses PSP 0x%x return.\n", $psp
      set $armex base = (unsigned int) $psp
    else
      printf "Uses MSP 0x%x return.\n", $msp
      set Sarmex base = (unsigned int)Smsp
    end
    printf "xPSR
                            0x%x\n", *($armex base+28)
    printf "ReturnAddress 0x%x\n", *(Sarmex base+24)
                            0x%x\n", *($armex base+20)
    printf "LR (R14)
    printf "R12
                            0x%x\n", *($armex base+16)
                            0x%x\n", *($armex base+12)
    printf "R3
                            0x%x\n", *(Sarmex base+8)
    printf "R2
                            0x%x\n", *($armex base+4)
    printf "R1
                            0x%x\n", *($armex base)
    printf "R0
    printf "Return instruction:\n"
    x/i *($armex base+24)
    printf "LR instruction:\n"
    x/i *($armex base+20)
end
document armex
ARMv7 Exception entry behavior.
xPSR, ReturnAddress, LR (R14), R12, R3, R2, R1, and R0
end
```



### • Configure .gdbinit PATH in S32DS V3.4

C/C++ ✓ Debug GDB	General settings for GDB Debug Debug Configurations Default			
	GDB debugger:	gdb		Browse
	GDB command file:	C:\NXP\S32DS.3.4\S32DS\tool	ls\gdb-arm\arm32-eabi\bin\.gdbinit	Browse
	Stop on startup at:	main		
	Command timeout (ms):	10000		Advanced
	Non-stop mode (Note: Req	uires non-stop GDB)		
	Use external console for infe	erior (open a new console windo	ow for input/output)	
	Remote timeout (seconds):			
	General Behavior			
	Terminate GDB when last pr	rocess exits		
	Use enhanced debug hover			
	Show only suspended threa	-		
	Use aggressive breakpoint f			
	Show the GDB traces conso	les with character limit:	500000	



33 CONFIDENTIAL AND PROPRIETARY

### • Run the Stack Backtrace CMD to locate the Fault Address

. ☜ .৫   🖬 ☜ 🗷   🕹 💷 ▼ [ ८] ▼ [ ▲ ] 巻 ▼ 🛈 ▼ 🧣 ▼ [ 🥭 🥭 🖋 ▼ [ ] / [ ½] ▼ 🕅 ▼ 🏷 🌩 ▼ 🔿 ▼	ː²					
l main.c ⊠ l bootloader_m l exceptions.c ⊠ l Ota.c l main.c l startup_cm7.s "93	🗖 🗖 (x)= Varial 📟 Disassembly 🛛 🛛 🔿 🖓 🟠					
79 80⊖ <b>void NMI_Handler(void</b> )	O0401958:         lsls         r4, r3, #7           Expressi         0040195a:         movs         r0, #64; 0x40					
81 {	(X): *(1 illegal_instruction_execution:					
<pre>82 while(TRUE){};</pre>	$(k) = x(1) = 0040195c: push {lr}$					
83 }	0040195e: sub sp, #12					
840 void HardFault_Handler(void)	00401960: mov.w r3, #3758096384 ; 0x200000					
<pre>85 {</pre>	(00401904. Sti 15, [5p, #4]					
87 }						
888 void MemManage_Handler(void)	00401908: D1X 13					
89 {	0040196c: mov r0, r3					
90 while(TRUE){};	9040196e: add sp, #12					
91 }	00401970: ldr.w pc, [sp], #4					
92 <sup>©</sup> void BusFault_Handler(void)	read_from_bad_address:					
93 {	00401974: ldr r3, [pc, #4] ; (0x40197					
94 while(TRUE){};	read_from_bad_address:					
95 }	00401975: ldr r3. [pc. #4] : (0x40197					
96 <sup>©</sup> void UsageFault_Handler(void) 97 {						
98 while(TRUE){};	<					
<						
🗟 Console 🕮 Registers 🤜 Progress 🕄 Problems 🜔 Executables 🗓 Debug Shell 🕮 Watch registers 🙀 🖬	Debugger Console 🛛 🚺 Memory 🔛 Real Time Expressions 🔛 SWO Trace Capture					
Siul2_Port_Ip_Example_S32K344_Debug_FLASH_PNE [GDB PEMicro Interface Debugging] C:\NXP\S32DS.3.4\S32DS\tools\gdb-arm\arm32-eabi\bin\arm-none-eabi-gdb (9.2)						

#### armex

ľ	EXEC_RETURN (LF	R):		
	lr	0xffffff9	0xffffff9	
	Uses MSP 0x2042	2efc0 return.		
	xPSR	0x60000000		
	ReturnAddress	0xe0000000		
	LR (R14)	0x40196b		
	R12	0x0		
	R3	0xe0000000		
	R2	0x3		
	R1	0x280000		
	RØ	0x0		
Return instruction:				
	0xe0000000:	movs r1, r	0	
ſ	LR instruction:			
	0x40196b <i]< td=""><td>llegal_instruct</td><td><pre>ion_execution+14&gt;: mov</pre></td><td>r3, r0</td></i]<>	llegal_instruct	<pre>ion_execution+14&gt;: mov</pre>	r3, r0
k				



# **FAULT EXCEPTION HANDLING**



## Fault Exception Handling - Common

### • For a final application, a fault handler may be implemented that performs

**System Reset**: by setting bit 2 (SYSRESETREQ) in AIRCR (Application Interrupt and Reset Control Register). This will reset most parts of the system apart from the debug logic. If you do not want to reset the whole system, just set the bit 0 (VECTRESET) in AIRCR which causes only a processor reset.

**Recovery**: in some cases, it might be possible to resolve the problem that caused the fault exception. For example, in case of a coprocessor instruction, the handler may emulate the instruction in software.

**Task termination**: for systems running a real-time operating system (RTOS), the task that created the fault may be terminated and restarted if needed.

• Suggest to enable MemFault, BusFault and UsageFault, to handle them separately



## Fault Exception Handling - Baremetal

### Handling for MemFault

```
i4 /* Access violation occurs will trigger MM Fault and will enter this function */
i5<sup>©</sup> void userMMFault_Handler(void){
       statMMFault = S32 SCB->CFSR & 0x00000FF;
6
       /* if the bus fault address is valid, save the error address */
17
       if(S32_SCB->CFSR & S32_SCB_CFSR_MMFSR_MMARVALID_MASK){
18
           addrMMFault = S32 SCB->MMFAR;
i9
       }
60
       printf("MM Fault stats = 0x%02X, fault address = 0x%08X.\r\n", (unsigned int)statMMFault, (unsigned int)addrMMFault);
51
52
       Power_Ip_PerformReset(&Power_Ip_HwIPsConfigPB);
i3
       return;
i4 }
сг.
```



### Fault Exception Handling - Baremetal

### Handling for MemFault

```
106<sup>e</sup> void userBusFault Handler(void){
        if(IP EIM->EICHEN > 0){
107
            IP_EIM->EICHEN = 0;
108
109
            IP EIM->EIMCR = 0UL;
        }
110
111
112
        statBusFault = S32 SCB->CFSR & 0x0000FF00;
113
        /* if the bus fault address is valid, save the error address */
        if(S32 SCB->CFSR & S32_SCB_CFSR_BFSR_BFARVALID_MASK){
114
            addrBusFault = S32 SCB->BFAR;
115
116
        }
117
        /* if FCCU Alarm interrupt is active, leave bus fault handler and let FCCU Alarm ISR to handle the fault */
118
        if(IP_FCCU->IRQ_STAT & FCCU_IRQ_STAT_ALRM_STAT_MASK){
119
120
            return;
121
        }
122
        /* if it's Flash ECC error, need call the API to read fault and clear fault.
123<sup>©</sup>
         * The fault is also reported to FCCU. So after bus fault handler, the FCCU Alarm ISR will handle the fault flag
124
        if(IP FLASH->MCRS & 0xFFFF0000){
125
            printf("Flash failure address = 0x%08X.\r\n", (unsigned int)addrBusFault);
126
127
        }
128
        /* if it's RAM ECC error, leave bus fault handler, and let FCCU Alarm ISR to handle the fault */
129
130
        if(IP ERM->SR0){
            eMcem_GetMemErrInfo( EMCEM_ERM_SRAM0, &memErrInfo );
131
132
            return;
        } else if(IP ERM->SR1 | IP ERM->SR2){
133
            eMcem GetMemErrInfo( EMCEM ERM SRAM1, &memErrInfo );
134
135
            return;
136
        }
137
        printf("Bus fault occurred without FCCU Alarm interrupt.\r\n");
138
        printf("Bus fault address is 0x%08X.\r\n", (unsigned int)addrBusFault);
139
        printf("Trigger functional reset.\r\n");
140
        Power Ip PerformReset(&Power Ip HwIPsConfigPB);
141
142
        return;
```

## Fault Exception Handling - Baremetal

Handling for UsageFault

100
109
void UsageFault\_Handler(void)
110 {
111 while(TRUE){};
112 }
113



## Fault Exception Handling - FreeRTOS

• Do not implement Exception Handling in OS level, leave the handling to user. Just Example Code.

ſ

/\* The prototype shows it is a naked function - in effect this is just an
assembly function. \*/
static void HardFault\_Handler( void ) \_\_attribute\_\_( ( naked ) );

/\* The fault handler implementation calls a function called
prvGetRegistersFromStack(). \*/
table and fault land faul

static void HardFault\_Handler(void)

\_\_asm volatile

(		
	" tst lr, #4	\n"
	" ite eq	\n"
	" mrseq r0, msp	\n"
	" mrsne r0, psp	\n"
	" ldr r1, [r0, #24]	\n"
	" ldr r2, handler2_address_const	\n"
	" bx r2	\n"
	<pre>" handler2_address_const: .word prvGetRegistersFromStack</pre>	\n"
);		

void prvGetRegistersFromStack( uint32\_t \*pulFaultStackAddress )

/\* These are volatile to try and prevent the compiler/linker optimising them
away as the variables never actually get used. If the debugger won't show the
values of the variables, make them global my moving their declaration outside
of this function. \*/
volatile uint32\_t r0;
volatile uint32\_t r1;
volatile uint32\_t r2;
volatile uint32\_t r3;
volatile uint32\_t r12;
volatile uint32\_t r12;
volatile uint32\_t r1; /\* Link register. \*/
volatile uint32\_t pc; /\* Program counter. \*/

```
r0 = pulFaultStackAddress[ 0 ];
r1 = pulFaultStackAddress[ 1 ];
r2 = pulFaultStackAddress[ 2 ];
r3 = pulFaultStackAddress[ 3 ];
```


```
r12 = pulFaultStackAddress[ 4 ];
lr = pulFaultStackAddress[ 5 ];
pc = pulFaultStackAddress[ 6 ];
psr = pulFaultStackAddress[ 7 ];
```

/\* When the following line is hit, the variables contain the register values. \*/
for( ;; );

}



## Fault Exception Handling – AutoSAR OS







# SECURE CONNECTIONS FOR A SMARTER WORLD