

MIMXRT1170-EVKB

Table of Content

Page 1	COVER
Page 2	BLOCK DIAGRAM
Page 3	MAIN POWER
Page 4	EXT PMIC
Page 5	POWER DOMAIN
Page 6	MIMXRT1170 PART1
Page 7	MIMXRT1170 PART2
Page 8	MIMXRT1170 PART3
Page 9	MIPI LCD
Page 10	MIPI CAMERA
Page 11	SD CARD
Page 12	SERIAL FLASH
Page 13	SDRAM
Page 14	NAND FLASH
Page 15	SAI
Page 16	DMIC
Page 17	SPDIF
Page 18	10M/100M ETHERNET
Page 19	GIGABIT ETHERNET
Page 20	USB
Page 21	CAN
Page 22	SIM CARD
Page 23	M.2 SOCKET
Page 24	BOOT
Page 25	MCU-Link
Page 26	INTERFACE/JTAG
Page 27	MISC
Page 28	
Page 29	

1. Unless Otherwise Specified:

All resistors are in ohms, 1/16 Watt,0402
 All capacitors are in uF,0402
 All voltages are DC
 All polarized capacitors are aluminum electrolytic

2. Interrupted lines coded with the same letter or letter combinations are electrically connected.

Revision History

Rev. Code	Date	By	Description
A	2022-04-11	Shawn Shi	Initial release, the main changes comparing to RT1170EVK are highlighted in Blue color of blockdiagram page.
B	2022-08-12	Shawn Shi	1.Add R/C for SD card power switch control to avoid power rush. 2.Change UART12 pinmux to GPIO_LPSR_00GPIO_LPSR_01 and add jumper for config. 3.Add 3V3 option to RPI LCD connector PIN14&PIN15, default open. 4.Remove WIF# LBEE5KL1DX-883 and connectivity will be covered by M.2 modules. 5.Replace R2108/R2110/R2112/R2114 to jumper config. 6.Add Jumper for PMIC_INTB, ENET_RST_B,WDOG1_RESET_B,WIFI_WAKE_B_3V3,TRG_RST. 7.Change OCT Flash back to MIMC MX25UM61345GXD00 which was reused and verified. 8.Replace R2080/R1076 to Jumper config for LPUART1 9.Add I2C signals for 8CH DMIC.
C	2022-10-12	Shawn Shi	1.Changed Flash part number from W25Q128JWSIQ to W25Q512NWEIQ. 2.Add Pull up resistors for boot mode and ISP control pins. 3.Add J116 dedicated for ADC_VREF which reserve possibility for custom power option. 4.Remove route of MCULINK TRG_RST to MCU JTAG_nTRST.
C1	2022-10-27	Shawn Shi	DNP U115 FXLS8974CFR3 as it is out of stock and change it's address

Jumper Setting

REF DES	JUMPER(DEFAULT)	PAGE NAME
J38,J41,J67,J71,J73	1-2	03 MAIN POWER
J53,J68,J69	1-2	05 POWER DOMAIN
J14,J19,J23,J28,J49,J56,J116	1-2	06 MIMXRT1170 PART1
J97,J98,J99,J100	1-2	15 SAI
J79,J80	1-2	23 M.2 SOCKET
J102,J103,J114,J115,JP6,JP7	1-2	25 MCU-Link
J90,J91,J93	1-2	27 MISC


Switch Setting

REF DES	SWITCH(DEFAULT)	PAGE NAME
SW1	off,off,on,off	25 BOOT

3. Device type number is for reference only. The number varies with the manufacturer.


4. Special signal usage: _B Denotes - Active-Low Signal <-> or [] Denotes - Vectored Signals

5. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.

		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-8698	
		<small>This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.</small>	
Designer: Shawn Shi		Drawing Title: MIMXRT1170-EVKB	
Drawn by: Shawn Shi		Page Title: COVER	
Approved: Yes		Size C	Document Number SCH-55139, PDF: SPF-55139
Date: Thursday, October 27, 2022		Sheet 1	Rev C1


MIMXRT1170-EVKB

Block Diagram Rev C1




ICAP Classification:	CP: _____	NO: _____	PUR: _____
Drawing Title:	MIMXRT1170-EVKB		
Page Title:	BLOCK DIAGRAM		
Size	Document Number	Rev	
C	SCH-55139, PDF: SPF-55139	C1	
Date:	Thursday, October 27, 2022	Sheet	2 of 27


Main Power




5V To 3.3V For Whole System




Board Mounting Holes



LCD Mounting Holes



Ground TPs





Layout Note: Place Ground TPs to assist signal measurement.

ICAP Classification:	CP: _____	PU: _____
Drawing Title:	MIMXRT1170-EVKB	
Page Title:	MAIN POWER	
Size C	Document Number SCH-55139, PDF: SPF-55139	Rev C1
Date:	Thursday, October 27, 2022	Sheet 3 of 27


To use EXT PMIC, Please do following Config Changes:

1. Change J41/J53/J67/J68/J69 Jumper Setting from 1-2 to 2-3
2. Change J71/J73/J19 Jumper Setting from 1-2 to OPEN
3. Change J72/J74/J77 Jumper Setting from OPEN to 1-2
4. DNP R1851,R1853 Populate R1852,R1854




PMIC Config:
 1. STANDBY-- Active High
 2. WDI -- Active Falling Edge


3V3 LDO for SNVS



1V8 LDO




2V8 LDO




Flash VCC Option
1.8V default


NVCC_SD <SD3.0>




SD Card Power Switch




Buttons




USER LED1




USER LED2






ICAP Classification:	CP: _____	NO: _____	PURL: _____
Drawing Title:	MIMXRT1170-EVKB		
Page Title:	POWER DOMAIN		
Size C	Document Number	SCH-55139, PDF: SPF-55139	Rev C1
Date:	Thursday, October 27, 2022	Sheet	5 of 27



ESD Protection
1.8 V I/O



Note 1
Processor's on-chip DCDC regulator is suitable for consumer and industrial applications up to 105 degrees C. For automotive applications, contact your NXP representative.




NXP

ICAP Classification: CP: _____ I/O: _____ PUR: _____



Drawing Title: **MIMXRT1170-EVKB**

Page Title: **MIMXRT1170 PART1**

Size C	Document Number SCH-55139, PDF: SPF-55139	Rev C1
Date: Thursday, October 27, 2022	Sheet 6	of 27





FlexSPI_DQS PIN need floating(DNP R2135) for QSPI Flash RW @133MHz





Those 0ohm resistors are used for signal mutiplexion usage, should avoid long stub in layout for signal integrity

ICAP Classification:	CP:	NO:	PUR:
Drawing Title: MIMXRT1170-EVKB			
Page Title: MIMXRT1170 PART2			
Size C	Document Number	SCH-55139, PDF: SPF-55139	Rev C1
Date:	Thursday, October 27, 2022	Sheet	7 of 27



- CCM_CLK01 TP1002
- CCM_CLK02 TP1003
- CCM_MF_CLK01 TP1004
- CCM_MF_CLK2 TP1005
- CCM_GL_CLK01 TP1006
- CCM_GL_CLK02 TP1007
- CCM_LPSR_CLK0 TP1008



SEMC_DQS PIN need floating for SDRAM RW @200MHz

Those 0ohm resistors are used for signal multiplexion usage, should avoid long stub in layout for signal integrity

NXP

ICAP Classification: CP: _____ I/O: _____ PUR: _____



Drawing Title: **MIMXRT1170-EVKB**

Page Title: **MIMXRT1170 PART3**

Size C	Document Number SCH-55139, PDF: SPF-55139	Rev C1
Date: Thursday, October 27, 2022	Sheet 8 of 27	

MIPI CSI

Wuxi A-KERR Science & Technology Camera# OV5640 Camera Module Connector




ICAP Classification:	CP: _____	IPUR: _____
Drawing Title:	MIMXRT1170-EVKB	
Page Title:	MIPI CAMERA	
Size C	Document Number SCH-55139, PDF: SPF-55139	Rev C1
Date:	Thursday, October 27, 2022	Sheet 10 of 27

SERIAL FLASH


QSPI Flash as default(Through FlexSPI1)

OPTION1: USE QSPI FLASH(Mount R380/R399/ R386/R390/R392/R385, DNP R381/R378/R382/R389/R402/R377/R388/R391)
 OPTION2: USE Octal Flash(Mount R381/R378/R382/R389/R402/R377/R388/R391, DNP R380/R399/R386/R390/R392/R385)





Share the same package with S27KS0641DPBHI023
 (if HYPERRAM is used, DNP R383/R400, Mount R401/R384)

LPSPi Flash(Secondary Boot)



SDRAM



ICAP Classification: CP: I/O: PUR:

Drawing Title:

MIMXRT1170-EVKB

Page Title:


SDRAM

Size C Document Number SCH-55139, PDF: SPF-55139

Rev C1


Date: Thursday, October 27, 2022 Sheet 13 of 27

Audio Codec




Board DMIC

Notes: Placing the mic under PCB which is opening to face the user




8CH-DMIC Extension



ICAP Classification:	CP: _____	I/O: _____
Drawing Title:	MIMXRT1170-EVKB	
Page Title:	DMIC	
Size C	Document Number SCH-55139, PDF: SPF-55139	Rev C1
Date:	Thursday, October 27, 2022	Sheet 16 of 27

SPDIF Interface




10/100Mbps Ethernet Circuit

RXD3(RMII REF_CLK Direction)
REF_CLK Input mode:1(Default)
REF_CLK Output mode: 0


RXDV(MII/RMII Mode Config)
RMII mode:1 (Default)
MII mode: 0

RXER/FXEN(UTP/Fiber Config)
Fiber mode:1
UTP mode: 0(Default)






RXD1 (WOL/LED)
WOL: 1
LED: 0(Default)

LED0_AD0=1, LED1_AD1=1
Without WOL :
PHY Address can be 0x00000 - 0x00011
With WOL :
PHY Address only can be 0x00001 & 0x00011




ESD PROTECTION




NXP			
ICAP Classification:	CP: _____	I/O: _____	PUR: _____
Drawing Title:	MIMXRT1170-EVKB		
Page Title:	10M/100M ETHERNET		
Size C	Document Number SCH-55139, PDF: SPF-55139	Rev C1	
Date: Thursday, October 27, 2022	Sheet 18	of 27	

CAN3 Bus



CAN1 Bus






ICAP Classification:	CP: _____	NO: _____	PUBL: _____
Drawing Title:	MIMXRT1170-EVKB		
Page Title:	CAN		
Size	Document Number	SCH-55139, PDF: SPF-55139	Rev
C			C1
Date:	Thursday, October 27, 2022	Sheet	21 of 27

SIM CARD

If using detection function:
Populate R1924, DNP R410

Connector reserved for EMV L1 test




ICAP Classification:	CP: _____	PUPL: _____
Drawing Title:	MIMXRT1170-EVKB	
Page Title:	SIM CARD	
Size C	Document Number SCH-55139, PDF: SPF-55139	Rev C1
Date:	Thursday, October 27, 2022	Sheet 22 of 27

Boot Configuration

TYPE	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1
	BOOT_CFG[11]	BOOT_CFG[10]	BOOT_CFG[9]	BOOT_CFG[8]	BOOT_CFG[7]	BOOT_CFG[6]	BOOT_CFG[5]	BOOT_CFG[4]	BOOT_CFG[3]	BOOT_CFG[2]	BOOT_CFG[1]	BOOT_CFG[0]
FlexSPI - Serial NOR	FLEXSPI_INSTANCE 0 - FLEXSPI1 1 - FLEXSPI2	xSPI_FLASH_TYPE 0 - Boot with default 0x03 Read Enabled / 1 - Reserved 2 - HyperFLASH 1V8 / 3 - HyperFLASH 3V0 4 - MXIC Octal Read / 5 - Micron Octal Read			0	0	0	0	FLASH_PROBE_TYPE 0 - QuadSPI NGR 1 - MXIC Octal 2 - Micron Octal 3 - Adesto Octal		ENCRYPT_XIP_EN	FLASH_AUTO_PROBE_EN
SD Card	Reserved	Reserved	Bus Width: 0 - 1-bit 1 - 4-bit	Reserved	0	1	SD/SDXC Speed: 00 - Normal/SDR12 01 - High/SDR25 10 - SDR50 11 - SDR104		SD Power Cycle Enable: 0 - No power cycle 1 - Enabled via USDHC_RST pad	SD Loopback Clock Source Sel: (for SDR50 and SDR104 only) 0 - through SD 1 - direct	Part Select: 0 - eSDHC1 1 - eSDHC2	Reserved
SEMC (NAND)	Reserved	SEMC Access Command: 0 - IPG 1 - AXI	SEMC EDO Mode: 1 - Non-EDO mode	ONFI compliant: 0 - Yes, ONFI 1 - No, spec	0	0	1	BOOT_SEARCH_STRIDE: Search Stride for FCB and DBBT Search strides in terms of page 0000 - 64 other: Value = 2*(BOOT_SEARCH_STRIDE)		BOOT_SEARCH_COUNT: 0 - 1 1 - 2		

External Boot Switch




Boot MODE pin settings



BOOT_MODE[1:0]	Boot Type
00	Boot From Fuses
01	Serial Downloader
10	Internal Boot
11	Reserved

Boot Switch settings




DEVICE	SW1	SW2
SDP MODE	0.0.0.1	0.0.0.0.0.0.0.0.0.0.0.0
QSPI FLASH	0.0.1.0	0.0.0.0.0.0.0.0.0.0.0.0
OCTAL FLASH	0.0.1.0	0.0.1.0.0.0.0.0.0.0.0.0
NAND FLASH	0.0.1.0	0.0.0.0.0.0.0.1.0.0.0.0
SD CARD	0.0.1.0	0.0.0.0.0.0.0.0.1.0.0.0

ISP Control for Factory Automation








Items	Description	OB setting
HW_VER_0(PIO1_27)	Power negotiation when low	0
HW_VER_1(PIO1_28)	Reserved	1
HW_VER_2(PIO1_30)	USBSIO bridge disabled / not present when 0	0
HW_VER_3(PIO1_4)	OB (0) / Pro (1) type select	0
HW_VER_4(PIO1_5)	Board identity code used (when low)	0
HW_VER_5(PIO1_6)	Power measurement enabled/present when low	1
HW_VER_6(PIO1_18)	VCOM disabled when low	1
HW_VER_7(PIO1_27)	SWD debug disabled when low	1



Debug Interface

JP5 (OPEN, Default) -> RT Debugger
 JP5 (SHORT) -> External J87 Debugger



NXP

ICM Classification: CP, ... , ED, PWB

Product ID: **MIMXRT1170-EVKB**


Part Title: **MCU-Link**

Doc ID: SCH40136 PDF SWP-0103


Page: Thursday, 12/22/2016 10:58 AM

JTAG(SWD)



- 1.SWD debug is enabled by default
- 2.Board rework are needed to support JTAG debug



Cortex Debug + ETM




Arduino&Moto Control Interface



NXP


ICAP Classification: CP: _____ I/O: _____ PUR: _____
 Drawing Title: **MIMXRT1170-EVKB**
 Page Title: **INTERFACE/JTAG**
 Size C Document Number SCH-55139, PDF: SPF-55139 Rev C1
 Date: Thursday, October 27, 2022 Sheet 26 of 27

Accelerometer




AUDIO MAIN CONN

If Audio main conn (J76) is used, please mount resistors below, R2008, R2022, R2011, R2021, R2009, R2010, R2012, R2016, R1998, R2013, R2014, R2018, R2017, R2000




AUDIO AUX CONN

If Audio aux conn (J75) is used, please mount resistors below, R1996, R1994, R1991, R1990, R1995, R1992, R1993



RESET LOGIC



NXP

ICAP Classification: CP: _____ I/O: _____ PUR: _____
 Drawing Title: **MIMXRT1170-EVKB**
 Page Title: **MISC**
 Size C Document Number SCH-55139, PDF: SPF-55139 Rev C1
 Date: Thursday, October 27, 2022 Sheet 27 of 27