

# MIMXRT1170-PMIC

## Table of Content

<b>Page 1</b>	COVER
<b>Page 2</b>	BLOCK DIAGRAM
<b>Page 3</b>	MAIN POWER
<b>Page 4</b>	EXT PMIC
<b>Page 5</b>	POWER DOMAIN
<b>Page 6</b>	MIMXRT1170 PART1
<b>Page 7</b>	MIMXRT1170 PART2
<b>Page 8</b>	MIMXRT1170 PART3
<b>Page 9</b>	MIPI LCD
<b>Page 10</b>	MIPI CAMERA
<b>Page 11</b>	SD CARD
<b>Page 12</b>	FLEXSPI FLASH
<b>Page 13</b>	SDRAM
<b>Page 14</b>	NAND FLASH
<b>Page 15</b>	SAI
<b>Page 16</b>	DMIC
<b>Page 17</b>	SPDIF
<b>Page 18</b>	10M/100M ETHERNET
<b>Page 19</b>	GIGABIT ETHERNET
<b>Page 20</b>	USB
<b>Page 21</b>	CAN
<b>Page 22</b>	SIM CARD
<b>Page 23</b>	WiFi&BT
<b>Page 24</b>	M.2 SOCKET
<b>Page 25</b>	BOOT
<b>Page 26</b>	FREELINK
<b>Page 27</b>	INTERFACE/JTAG
<b>Page 28</b>	MISC
<b>Page 29</b>	

## Revision History

Rev. Code	Date	By	Description
A	2020-12-31	Shawn Shi	Initial release

**1. Unless Otherwise Specified:**

- All resistors are in ohms, 1/16 Watt,0402
- All capacitors are in uF,0402
- All voltages are DC
- All polarized capacitors are aluminum electrolytic

**2. Interrupted lines coded with the same letter or letter combinations are electrically connected.**

**3. Device type number is for reference only. The number varies with the manufacturer.**

**4. Special signal usage:**



- \_B Denotes - Active-Low Signal
- <> or [] Denotes - Vectored Signals

**5. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.**

		<b>Microcontroller Product Group</b> 6501 William Cannon Drive West Austin, TX 78754-3596	
<small>This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.</small>			
<small>Designer:</small> Shawn Shi		<small>ICAP Classification:</small> CP:    IUC:    PUBI:	
<small>Drawn by:</small> Shawn Shi		<b>MIMXRT1170-PMIC</b>	
<b>COVER</b>			
<small>Approved:</small> Yes	<small>Size:</small> C	<small>Document Number:</small> SCH-48118, PDF: SPF-48118	<small>Rev:</small> A
<small>Date:</small> Tuesday, January 05, 2021		<small>Sheet:</small> 1	<small>of:</small> 28


# MIMXRT1170-PMIC

## ##### Block Diagram Rev A #####




ICAP Classification: CP: _____ IUC: _____ PUB: _____	
Drawing Title: <b>MIMXRT1170-PMIC</b>	
Page Title: <b>BLOCK DIAGRAM</b>	
Size C	Document Number SCH-48118, PDF: SPF-48118
Date: Tuesday, January 05, 2021	Rev A
Sheet 2 of 28	

# Main Power




## 5V To 3.3V For Whole System




## Ground TPs

## Board Mounting Holes





## LCD Mounting Holes



ICAP Classification:	CP: IUC: PUB:
Drawing Title: <b>MIMXRT1170-PMIC</b>	
Page Title: <b>MAIN POWER</b>	
Size C	Document Number SCH-48118, PDF: SPF-48118
Date: Tuesday, January 05, 2021	Sheet 3 of 28

To use EXT PMIC:


1. Change J41 from 1-2 to 2-3
2. Change J53 from 1-2 to 2-3
3. Change J67 from 1-2 to 2-3
4. Change J68 from 1-2 to 2-3
5. Change J69 from 1-2 to 2-3
6. Change J71 from 1-2 to OPEN
7. Change J72 from OPEN to 1-2
8. Change J73 from 1-2 to OPEN
9. Change J74 from OPEN to 1-2
10. DNP R194, R1851, R1853
11. Populate R395, R1852, R1854




PMIC Config:

1. STANDBY-- Active High
2. WDI -- Active Falling Edge


### 3V3 LDO for SNVS



### 1V8 LDO




### 2V8 LDO




Flash VCC Option  
1.8V default


### NVCC\_SD <SD3.0>




### SD Card Power Switch




### Buttons







### USER LED1



### USER LED2







ICAP Classification: CP: IUC: PUB:	
Drawing Title: <b>MIMXRT1170-PMIC</b>	
Page Title: <b>POWER DOMAIN</b>	
Size C	Document Number SCH-48118, PDF-SPF-48118
Date: Tuesday, January 05, 2021	Rev A
Sheet 5	of 28




ESD Damage Protection  
1.8 V I/O



ICAP Classification: CP, IUC, PUB:  
 Drawing Title: **MIMXRT1170-PMIC**  
 Page Title: **MIMXRT1170 PART1**  
 Size C Document Number SCH-48118, PDF-SPF-48118 Rev A  
 Date: Wednesday, January 06, 2021 Sheet 6 of 28



Those 0ohm resistors are used for signal mutliplexion usage, should avoid long stub in layout for signal integrity



SEMC\_DQS PIN need floating for SDRAM RW @200MHz



- CCM\_CLKO1 TP1002
- CCM\_CLKO2 TP1003
- CCM\_M7\_CLKO1 TP1004
- CCM\_M7\_CLK2 TP1005
- CCM\_GL\_CLKO1 TP1006
- CCM\_GL\_CLKO2 TP1007
- CCM\_LPSR\_CLKO TP1008

Those 0ohm resistors are used for signal mutlplexion usage, should avoid long stub in layout for signal integrity

**NXP**

ICAP Classification: CP IUC PUI


Drawing Title: **MIMXRT1170-PMIC**

Page Title: **MIMXRT1170 PART3**

Size C	Document Number SCH-48118, PDF-SPF-48118	Rev A
Date: Tuesday, January 05, 2021	Sheet 8 of 28	




## Backlight Control



## LCD P/N From Rocktech: RK055AHD091-CTG(720P) -- Default RK055IQH091-CTG(540\*960) -- Optional

For MIPI DSI Compliance Test  
(100ohm resistors and Test Points)






Reserved for use case which need  
both LCD and Motor Control

- (7) CTP\_RST\_B\_OPT >> R2029 DNP.0 CTP\_RST\_B\_C
- (7) CTP\_INT\_OPT << R2030 DNP.0 CTP\_INT\_C
- (7) LCD\_RST\_B\_OPT >> R2024 DNP.0 LCD\_RST\_B
- (7) Backlight\_CTL\_OPT >> R2022 DNP.0 Backlight\_CTL\_C



**Wuxi A-KERR Science & Technology**  
**Camera# OV5640**  
**Camera Module Connector**






## QSPI Flash as default Through FlexSPI1

OPTION1: USE QSPI FLASH(Mount R380/R399/ R386/R390/R392/R385,DNP R381/R378/R382/R389/R402/R377/R388/R391)  
 OPTION2: USE Octal Flash( Mount R381/R378/R382/R389/R402/R377/R388/R391, DNP R380/R399/R386/R390/R392/R385)


### 1V8 Octal Flash


#### FlexSPI1 Signals



Share the same package with S27KS0641DPBH1023  
 (if HYPERRAM is used, DNP R383/R400,Mount R401/R384)



### 1V8 QSPI Flash






## SDRAM

4 M\*4 BANKS\*16 BITS SDRAM = 256Mb




4 M\*4 BANKS\*16 BITS SDRAM = 256Mb



ICAP Classification: CP: IUC: PUB:	
Drawing Title: <b>MIMXRT1170-PMIC</b>	
Page Title: <b>SDRAM</b>	
Size C	Document Number SCH-48118, PDF: SPF-48118
Date: Tuesday, January 05, 2021	Sheet 13 of 28


# NAND FLASH

Populate R1872~R1879 to use NANDFlash



**OFF, SLEEP MODE**


DCVDD	1.71V - 3.6V
DBVDD	1.71V - 3.6V
AVDD	2.70V - 3.6V
SPKVDD	2.70V - 5.5V




**HP JACK**

# HP\_DET: LOW : REMOVE HIGH : PLUG


**Main Board MIC**



**HP MIC**



**Speaker**



**NXP**


ICAP Classification: CP: IUC: PUBI:

Drawing Title: **MIMXRT1170-PMIC**

Page Title: **SAI**



Size C	Document Number SCH-48118, PDF: SPF-48118	Rev A
Date: Tuesday, January 05, 2021	Sheet 15 of 28	

## DMIC Interface







# SPDIF Interface



ICAP Classification: CP: IUC: PUB:	
Drawing Title: <b>MIMXRT1170-PMIC</b>	
Page Title: <b>SPDIF</b>	
Size C	Document Number SCH-48118, PDF-SPF-48118
Date: Tuesday, January 05, 2021	Sheet 17 of 28




### 10/100Mbps Ethernet Circuit



# CFG	Description	# CFG	Description
PHY_ADDR[2:0]	PHY ADDR 00-XXX (00010 DEFAULT)	DUPLEX	DUPLEX mode Pull-up (default) = Half Duplex Pull-down = Full Duplex
CONFIG[2:0]	IF MODE 001 RMII 101 RMII Back-to-Back xxx Reserved-not used	NWAYEN	Nway Auto-Negotiation Pull-up (default) = Enable Pull-down = Disable
ISO	ISOLATE mode Pull-up = Enable Pull-down (default) = Disable	B_CAST_OFF	Broadcast Off - for PHY Address 0 Pull-up = PHY Address 0 set as unique PHY addr Pull-down (default) = PHY Address 0 set as broadcast PHY addr
SPEED	SPEED mode Pull-up (default) = 100Mbps Pull-down = 10Mbps	NAND_TREE#	NAND Tree Mode Pull-up (default) = Disable Pull-down = Enable

### ESD PROTECTION



# SOC RGMII 1.8V SIGNALS


(7,25) ENET\_RGMII\_TXC <<> ENET\_RGMII\_TXC  
 (7,25) ENET\_RGMII\_TX\_EN <<> ENET\_RGMII\_TX\_EN  
 (7,25) ENET\_RGMII\_TXD0 <<> ENET\_RGMII\_TXD0  
 (7,25) ENET\_RGMII\_TXD1 <<> ENET\_RGMII\_TXD1  
 (7,25) ENET\_RGMII\_TXD2 <<> ENET\_RGMII\_TXD2  
 (7,25) ENET\_RGMII\_TXD3 <<> ENET\_RGMII\_TXD3

(7) ENET\_RGMII\_RXC <<> ENET\_RGMII\_RXC  
 (7) ENET\_RGMII\_RX\_EN <<> ENET\_RGMII\_RX\_EN  
 (7) ENET\_RGMII\_RXD0 <<> ENET\_RGMII\_RXD0  
 (7) ENET\_RGMII\_RXD1 <<> ENET\_RGMII\_RXD1  
 (7) ENET\_RGMII\_RXD2 <<> ENET\_RGMII\_RXD2  
 (7) ENET\_RGMII\_RXD3 <<> ENET\_RGMII\_RXD3

CFG\_EXT  
 INTERNAL: 1(Default)  
 INTERNAL: 0

CFG\_LDO[1:0]  
 1.8V: 10 (Default)  
 2.5V: 01  
 3.3V: 00

ETH\_LED0\_CFG\_EXT  
 ETH\_LED1\_CFGLDO0  
 ETH\_LED2\_CFGLDO1









Full-up for additional 2ns delay to TXC/RXC for data latching.

TXC Delay Config <<> RXD1\_TXDLY  
 RXC Delay Config <<> RXD0\_RXDLY

PHY\_ADDR0 <<> RXD3\_PHYAD0  
 PHY\_ADDR1 <<> RXC\_PHYAD1  
 PHY\_ADDR2 <<> RXD1\_PHYAD2  
 PHY\_ADDR3 <<> RXD2\_PLOFF

Full-up to disable PLL @ ALDFS mode.



**NXP**


ICAP Classification: CP: IUC: PUB:

Drawing Title: **MIMXRT1170-PMIC**


Page Title: **GIGABIT ETHERNET**

Size C	Document Number SCH-48118, PDF-SPF-48118	Rev A
Date: Tuesday, January 05, 2021	Sheet 19 of 28	

## USB OTG1



## USB Power





USB ID is a processor Analog Sense Input

Host --> ID = GND

Device --> ID = Floating

## USB OTG2



USB ID is a processor Analog Sense Input


Host --> ID = GND

Device --> ID = Floating




ICAP Classification:		CP:	IUC:	PUBI:
Drawing Title:				
<b>MIMXRT1170-PMIC</b>				
Page Title:				
<b>USB</b>				
Size	Document Number	SCH-48118, PDF: SPF-48118		Rev
C				A
Date:	Tuesday, January 05, 2021	Sheet	20	of 28



# CAN Bus




ICAP Classification:		CP:	IUC:	PUB:
Drawing Title:		<b>MIMXRT1170-PMIC</b>		
Page Title:		<b>CAN</b>		
Size C	Document Number SCH-48118, PDF: SPF-48118			Rev A
Date:	Tuesday, January 05, 2021	Sheet	21	of 28



Connector reserved for EMV L1 test








# WIFI# LBEE5KL1DX-883



# Compatible with 1DX M.2

To apply M.2 based card, need put on J55 to switch SDIO signals as 1.8V



DIR=H, A=INPUT, B=OUTPUT

DIR=H, A=INPUT, B=OUTPUT




# Boot Configuration

	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1
TYPE	BOOT_CFG[11]	BOOT_CFG[10]	BOOT_CFG[9]	BOOT_CFG[8]	BOOT_CFG[7]	BOOT_CFG[6]	BOOT_CFG[5]	BOOT_CFG[4]	BOOT_CFG[3]	BOOT_CFG[2]	BOOT_CFG[1]	BOOT_CFG[0]
<b>FlexSPI1 - Serial NOR</b>	FLEXSPI_INSTANCE 0 - FLEXSPI1 1 - FLEXSPI2	xSPI_FLASH_TYPE 0 - Boot with default 0x03 Read Enabled / 1 - Reserved 2 - HyperFLASH 1V8 / 3 - HyperFLASH 3V0 4 - MXIC Octal Read / 5 - Micron Octal Read			0	0	0	0	FLASH_PROBE_TYPE 0 - QuadSPI NOR 1 - MXIC Octal 2 - Micron Octal 3 - Adesto Octal		ENCRYPT_XIP_EN	FLASH_AUTO_PROBE_EN
<b>SD Card</b>	Reserved	Reserved	Bus Width: 0 - 1-bit 1 - 4-bit	Reserved	0	1	SD/SDXC Speed: 00 - Normal/SDR12 01 - High/SDR25 10 - SDR50 11 - SDR104		SD Power Cycle Enable: '0' - No power cycle '1' - Enabled via USDHC_RST pad	SD Loopback Clock Source Sel: (for SDR50 and SDR104 only) '0' - through SD '1' - direct	Part Select: 0 - eSDHC1 1 - eSDHC2	Reserved
<b>SEMC (NAND)</b>	Reserved	SEMC Access Command: 0 - IPG 1 - AXI	SEMC EDO Mode: 0 - EDO Mode 1 - Non-EDO mode	ONFI compliant: 0 - Yes, ONFI 1 - No, spec	0	0	1	BOOT_SEARCH_STRIDE: Search Stride for FCB and DBBT Search strides in terms of page 0000 - 64 other: Value = 2^(BOOT_SEARCH_STRIDE)		BOOT_SEARCH_COUNT: 0 - 1 1 - 2		








## Boot MODE pin settings

BOOT_MODE[1:0]	Boot Type
00	Boot From Fuses
01	Serial Downloader
10	Internal Boot
11	Reserved

## External Boot Switch




# Freelink Interface




- 1.SWD debug is enabled by default
- 2.Board rework are needed to support JTAG debug





## JTAG(SWD)



## Cortex Debug + ETM




# Arduino&MC Interface



ICAP Classification: CP: IUC: PUB:	
Drawing Title: <b>MIMXRT1170-PMIC</b>	
Page Title: <b>INTERFACE/JTAG</b>	
Size C	Document Number SCH-48118, PDF: SPF-48118
Date: Tuesday, January 05, 2021	Sheet 27 of 28


## COMBO SENSOR



**FXOS8700CQ Combo Sensor to include both Accelerometer and Magnetometer**


If Audio main conn (J76) is used, please mount resistors below, R2008, R2022, R2011, R2021, R2009, R2010, R2012, R2016, R1998, R2013, R2014, R2018, R2017, R2000

## AUDIO MAIN CONN



If Audio aux conn (J75) is used, please mount resistors below, R1996, R1994, R1991, R1990, R1995, R1992, R1993

## AUDIO AUX CONN



## LPSPi Flash(Secondary Boot)

