

# KIT6ULL1550EVM

# Schematics DevBoard

## Table of Content

|         |                   |
|---------|-------------------|
| Page 1  | Cover             |
| Page 2  | Block Diagram     |
| Page 3  | PWR TREE          |
| Page 4  | CPU PWR           |
| Page 5  | LvDDR3            |
| Page 6  | eMMC/NAND/TF/QSPI |
| Page 7  | CPU PERI1         |
| Page 8  | CPU PERI2         |
| Page 9  | BOOT CFG          |
| Page 10 | PWR MGR           |
| Page 11 | SO-DIMM           |
| Page 12 | NOTE              |
| Page 13 | IOMUX             |
| Page 14 |                   |
| Page 15 |                   |
| Page 16 |                   |
| Page 17 |                   |
| Page 18 |                   |
| Page 19 |                   |
| Page 20 |                   |
| Page 21 |                   |
| Page 22 |                   |
| Page 23 |                   |
| Page 24 |                   |
| Page 25 |                   |
| Page 26 |                   |
| Page 26 |                   |
| Page 27 |                   |
| Page 28 |                   |

## Revision History

| Rev. Code | Date       | By         | Description  |
|-----------|------------|------------|--|
| A         | 2016-10-11 | ChenWenhua | 1 Project created base on KIT6ULL-1550EVM Version B, Agile PN SCH-29032 B.<br>2 Align the changes with MCIMX6ULL-CM Version A, Agile PN SCH-29634 A. The change list as below<br>Change U101 CPU part number to MCIMX6Y2DVM05AA<br>Change QSPI flash U303 part number to MT25QL256ABA1EW9<br>Remove EVMSIM<br>3 Change U711 power supply to USBPHY |
|           |            |            |  |

1. Unless Otherwise Specified:

- All resistors are in ohms, 10%, 1/8 Watt,0603
- All capacitors are in uF, 20%, 50V,0603
- All voltages are DC
- All polarized capacitors are aluminum electrolytic


2. Interrupted lines coded with the same letter or letter combinations are electrically connected.

3. Device type number is for reference only. The number varies with the manufacturer.

4. Special signal usage:

- \_B Denotes - Active-Low Signal
- <> or [] Denotes - Vectored Signals

5. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.


|  |  |   |   |
|--|--|---|---|
|   |  | <b>Microcontroller Solutions Group</b><br>6501 William Cannon Drive West<br>Austin, TX 78735-8598 |   |
| <small>This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.</small> |  |   |   |
| Designer:<br>DESIGNER  |  | Drawing Title:<br><b>KIT6ULL1550EVM</b>   |   |
| Drawn by:<br>DRAWN_BY  |  | Page Title:<br><b>Title and Rev History</b>   |   |
| Approved:<br>APPROVER  |  | Size<br>C   | Document Number<br>SCH-29464 PDF: SPF-29464 |
|  |  | Date:<br>Wednesday, October 26, 2016  | Rev<br>A                                    |
|  |  | Sheet 1 of 13   |   |

# i.MX6ULL EVK Block Diagram

##### Blcok Diagram Rev 1.0 #####

# MCIMX6UL-BB

MPN: MCIMX6UL-BB Agile No: 28616  
MPN: KIT6ULL1550EVM Agile No: 29464



|                       |   |   |               |
|-----------------------|---|---|---------------|
|                       |   | <b>Microcontroller Solutions Group</b><br>6501 William Cannon Drive West<br>Austin, TX 78735-8598   |               |
|                       |   | This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor. |               |
| Designer:<br>DESIGNER | Drawing Title:<br><b>KIT6ULL1550EVM</b> | ICAP Classification: FCP  | FIUO: X PUBL: |
| Drawn by:<br>DRAWN_BY | Page Title:<br><b>Block Diagram</b>     | Date: Wednesday, October 12, 2016   | Sheet 2 of 13 |
| Approved:<br>APPROVER | Size C                                  | Document Number<br>SCH-29464 PDF: SPF-29464   | Rev A         |

# KIT6ULL1550EVM 14x14 EVK PWR TREE

WALL Adapter: 5V/3A

# MCIMX6UL-BB

| PFUZE1550 |                                 |
|-----------|---------------------------------|
| VSNVS     | 3V / 2mA                        |
| VLD02     | 1.8V-3.3V / 300mA               |
| SW3       | 1.8-3.3V / 1A                   |
| SW1       | (0.6V-1.3875V)/(1.1V-3.3V) / 1A |
| VLD01     | 0.75V-3.3V / 300mA              |
| SW2       | (0.6V-1.3875V)/(1.1V-3.3V) / 1A |
| VREFDDR   |                                 |
| VLD03     | 1.8V-3.3V / 300mA               |
| Charger   |                                 |

LDO  
RICHTEK RT9169  
3.3V/100mA Iq = 4uA

Always ON

Jumper

BOOST

SW  
3.3V/2A

LDO  
UNION UM1750S  
2.8V/300mA

LOAD SW

**RGB LCD**  
TianMa TFT

VLCD\_3V3  
3.3V/23mA

5S2P  
16V/25mA

BACKLIGHT  
RICHTEK RT9293B

**HDMI**  
SILICON IMAGE SH9022A

VHDMI\_3V3  
3.3V/10mA

VLD0\_1V2  
1.2V/69.2mA

LDO  
RICHTEK RT9169

**Audio Codec**  
WM8960

VSPK\_5V  
5V/511mA

VAUD\_3V3  
3.3V/62.58mA

**SENSOR**  
eCompass/  
G-sensor/Gyroscope

VSENSOR\_3V3  
3.3V/6.9mA

**CAN**  
FSL MC34901WEF

CAN\_VIO\_3V3  
3.3V/1mA

CAN\_VDD\_5V  
5V/65mA

**Ethernet x2**  
Micrel KSZ8081RNB

VENET\_3V3  
3.3V/48.7mA

LOAD SW

**Camera**  
CSI B2B CN

DVDD1V5

AVDD\_2V8

LDO  
UNION UM1750S  
1.5V/300mA

**FSL i.MX6ULL CPU**

VDD\_SNVS\_IN 276uA → LDO\_ARM\_SOC → VDD\_SNVS\_CAP

VDD\_HIGH\_IN 125mA → LDO\_1P1 → NVCC\_PLL

→ LDO\_2P5 → VDD\_HIGH\_CAP

VDD\_ARM\_SOC\_IN 900mA → LDO\_ARM\_SOC → VDD\_ARM\_CAP

→ VDD\_SOC\_CAP

NVCC\_DRAM 50mA

NVCC\_NAND

VDDA\_ADC\_3P3

NVCC\_SD (3.3V/1.85V)

NVCC\_CSI

50mA

USB\_OTG1\_VBUS → LDO\_USB → VDD\_USB\_CAP

USB\_OTG2\_VBUS

**LvDDR3**  
Micron: MT41K512M16

**eMMC 4GB**  
Micron MTFC8GLCDM

DCDC\_3V3 3.3V/200mA

NVCC\_NAND 3.3V/1.8V

**QSPI**  
Micron N25Q256

DCDC\_3V3 3.3V/20mA

**NAND**  
Micron MT29F32G08

DCDC\_3V3 3.3V/50mA

**USB OTG**

**USB HOST**

LOAD SW


SD Socket

BT MOD

# KIT6ULL1550EVM





|   |  |   |  |
|---|--|---|--|
|   |  | <b>Microcontroller Solutions Group</b><br>6501 William Cannon Drive West<br>Austin, TX 78735-8598 |  |
| This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor. |  |   |  |
| Designer: DESIGNER  |  | Drawing Title: <b>KIT6ULL1550EVM</b>  |  |
| Drawn by: DRAWN_BY  |  | Page Title: <b>PWR TREE</b>   |  |
| Approved: APPROVER  |  | Date: Wednesday, October 12, 2016   |  |
| Size C  |  | Document Number SCH-29464 PDF: SPF-29464  |  |
| Date:   |  | Sheet 3 of 18   |  |

# i.MX6ULL PWR



|                                      |  |   |   |
|--------------------------------------|--|---|---|
|                                      |  | <b>Microcontroller Solutions Group</b><br>6501 William Cannon Drive West<br>Austin, TX 78735-8598   |   |
|                                      |  | This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor. |   |
| Designer:<br>DESIGNER                |  | Drawing Title:<br><b>KIT6ULL1550EVM</b>   |   |
| Drawn by:<br>DRAWN_BY                |  | Page Title:<br><b>CPU PWR</b>   |   |
| Approved:<br>APPROVER                |  | Size<br>C   | Document Number<br>SCH-29464 PDF: SPF-29464 |
| Date:<br>Wednesday, October 12, 2016 |  | Sheet<br>4  | of<br>13                                    |


# DDR3/LvDDR3





|                       |   |   |   |
|-----------------------|---|---|---|
|                       |   | <b>Microcontroller Solutions Group</b><br>6501 William Cannon Drive West<br>Austin, TX 78735-8598   |   |
|                       |   | This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor. |   |
| Designer:<br>DESIGNER | Drawing Title:<br><b>KIT6ULL1550EVM</b> | ICAP Classification: FCP  | FIUO: X PUBI                                |
| Drawn by:<br>DRAWN_BY | Page Title:<br><b>LvDDR3</b>            | Size C  | Document Number<br>SCH-29464 PDF: SPF-29464 |
| Approved:<br>APPROVER | Date:<br>Wednesday, October 12, 2016    | Sheet 5 of 13   | Rev A                                       |

# eMMC Storage <4.51>

# Option 2




# NAND FLASH # Option 1




# Option 3

# Hinge Type MicroSD



QSPI # Option 2



**freescale** SEMICONDUCTOR

**Microcontroller Solutions Group**









6501 William Cannon Drive West  
Austin, TX 78735-8598

This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.

ICAP Classification: FCP FIUQ: X PUBI:



|                                   |                |                          |       |
|-----------------------------------|----------------|--------------------------|-------|
| Designer:                         | DRAWING TITLE: |                          |       |
| DESIGNER                          | KIT6ULL1550EVM |                          |       |
| Drawn by:                         | PAGE TITLE:    |                          |       |
| DRAWN_BY                          | FLASH          |                          |       |
| Approved:                         | Size C         | Document Number          | Rev A |
| APPROVER                          |                | SCH-29464 PDF: SPF-29464 |       |
| Date: Wednesday, October 12, 2016 |                |                          |       |
| Sheet 6 of 13                     |                |                          |       |

# MX6UL PERI




|   |  |   |  |
|---|--|---|--|
|   |  | <b>Microcontroller Solutions Group</b><br>6501 William Cannon Drive West<br>Austin, TX 78735-8598 |  |
| This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor. |  |   |  |
| Designer: DESIGNER  |  | Drawing Title: <b>KIT6ULL1550EVM</b>  |  |
| Drawn by: DRAWN_BY  |  | Page Title: <b>CPU PERI x1</b>  |  |
| Approved: APPROVER  |  | Size C  | Document Number SCH-29464 PDF: SPF-29464 |
| Date: Wednesday, October 12, 2016   |  | Sheet 7   | of 18                                    |

### i.MX6ULL RESET




### i.MX6ULL - CONTROL



# OSC backup for 24MHz, Just for TOL0

# VDD\_SNVS\_IN PWR domain, IO CFG is need to prevent leakage. When TAMPER PIN used as GPIO, need to PULL DOWN 1M to GND to give a fixed state to the PIN to reduce the power consumption, Just for TOL0

# NVCC\_GPIO (H13) and NVCC\_UART (H13) should share one 0.22uF de-coupling cap. There is no PCB space to fit two caps.



|                       |   |   |   |
|-----------------------|---|---|---|
|                       |   | <b>Microcontroller Solutions Group</b><br>6501 William Cannon Drive West<br>Austin, TX 78735-8598   |   |
|                       |   | This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor. |   |
| Designer:<br>DESIGNER | Drawing Title:<br><b>KIT6ULL1550EVM</b> | ICAP Classification:<br>FCP   | FIUO: X PUBI:                               |
| Drawn by:<br>DRAWN_BY | Page Title:<br><b>CPU PERI x2</b>       | Size C  | Document Number<br>SCH-29464 PDF: SPF-29464 |
| Approved:<br>APPROVER | Date:<br>Wednesday, October 12, 2016    | Rev A   | Sheet 8 of 13                               |



# FUSE MAP

<Default: QSPI BOOT>

| TYPE       | BOOT_CFG1[7] | BOOT_CFG1[6]  | BOOT_CFG1[5]  | BOOT_CFG1[4]   | BOOT_CFG1[3]   | BOOT_CFG1[2]   | BOOT_CFG1[1]   | BOOT_CFG1[0]   |
|------------|--------------|---------------|---|--|--|--|--|--|
| QSPI       | 0            | 0             | 0   | 1  | Reserved   | Reserved   | Reserved   | Reserved   |
| WEIM       | 0            | 0             | 0   | 0  | Memory Type:<br>0 - NOR Flash<br>1 - OneNAND                                       | Reserved   | Reserved   | Reserved   |
| Serial-ROM | 0            | 0             | 1   | 1  | Reserved   | Reserved   | Reserved   | Reserved   |
| SD/eSD     | 0            | 1             | 0   | Fast Boot:<br>0 - Regular<br>1 - Fast Boot                             | SD/SDXC Speed<br>00 - Normal/SDR12<br>01 - High/SDR25<br>10 - SDR50<br>11 - SDR104 | SD Power Cycle Enable<br>0 - No power cycle<br>1 - Enabled via<br>USDMC_RST pad<br>(USDMC2 & 4 only) | SD Loopback Clock Source<br>Self for SDR50 and SDR104 only<br>1 - through SD pad<br>1 - direct       |  |
| MMC/eMMC   | 0            | 1             | 1   | Fast Boot:<br>0 - Regular<br>1 - Fast Boot                             | SD/MMC Speed<br>0 - High<br>1 - Normal   | Fast Boot Acknowledge<br>Disable:<br>0 - Boot Ack Enabled<br>1 - Boot Ack Disabled                   | SD Power Cycle Enable<br>0 - No power cycle<br>1 - Enabled via<br>USDMC_RST pad<br>(USDMC2 & 4 only) | SD Loopback Clock Source<br>Self for SDR50 and SDR104 only<br>1 - through SD pad<br>1 - direct |
| NAND       | 1            | BT_TOGGLEMODE | Pages in Block:<br>00 - 128<br>01 - 64<br>10 - 32<br>11 - 256 | Nand Number Of Devices:<br>00 - 1<br>01 - 2<br>10 - 4<br>11 - Reserved | Nand Row address, Bytes:<br>00 - 5<br>01 - 2<br>10 - 4<br>11 - 5                   |  |  |  |


# NAND MT29F32G08CACA  
 1 page = (4K + 224 bytes)  
 1 block = (4K + 224) bytes x 256 pages  
 = (1024K + 56K) bytes  
 1 frame = (1024K + 56K) bytes x 2048 blocks  
 = 17.280Mb  
 1 LUN = 17.280Mb x 2 planes  
 = 34.560Mb

## Boot Configuration

| BMODE[1:0] | BOOT TYPE                   |
|------------|-----------------------------|
| 00         | Boot From Fuses             |
| 01         | Serial Downloader           |
| 10         | Internal Boot (Development) |
| 11         | Reserved                    |

| TYPE       | BOOT_CFG2[7]  | BOOT_CFG2[6]   | BOOT_CFG2[5]   | BOOT_CFG2[4]   | BOOT_CFG2[3]   | BOOT_CFG2[2]                                  | BOOT_CFG2[1] | BOOT_CFG2[0] |
|------------|---|--|--|--|--|---|--------------|--------------|
| QSPI       | Reserved  | Reserved   | Reserved   | Reserved   | Reserved   | Reserved                                      | Reserved     | Reserved     |
| WEIM       | Reserved  | Reserved   | Reserved   | Reserved   | Reserved   | Reserved                                      | Reserved     | Reserved     |
| Serial-ROM | Reserved  | Reserved   | Reserved   | Reserved   | Reserved   | Reserved                                      | Reserved     | Reserved     |
| SD/eSD     | SD Calibration Step<br>00 - 1<br>TBD  | Bus Width:<br>0 - 1-bit<br>1 - 4-bit   | Port Select:<br>00 - eSDHC2<br>01 - eSDHC2<br>10 - Reserved<br>11 - Reserved | Port Select:<br>00 - eSDHC2<br>01 - eSDHC2<br>10 - Reserved<br>11 - Reserved | Boot Frequencies (ARM/DSP)<br>0 - 500 / 400 MHz<br>1 - 250 / 200 MHz | SD1 VOLTAGE SELECTION<br>0 - 1.8V<br>1 - 1.8V | Reserved     | Reserved     |
| MMC/eMMC   | Bus Width:<br>000 - 4 bit<br>001 - 4 bit<br>010 - 8 bit<br>011 - 4 bit DDR (MMC 4.4)<br>100 - 8 bit DDR (MMC 4.4)<br>Ehc - Reserved   | Port Select:<br>00 - eSDHC2<br>01 - eSDHC2<br>10 - Reserved<br>11 - Reserved | Port Select:<br>00 - eSDHC2<br>01 - eSDHC2<br>10 - Reserved<br>11 - Reserved | Port Select:<br>00 - eSDHC2<br>01 - eSDHC2<br>10 - Reserved<br>11 - Reserved | Boot Frequencies (ARM/DSP)<br>0 - 500 / 400 MHz<br>1 - 250 / 200 MHz | SD1 VOLTAGE SELECTION<br>0 - 1.8V<br>1 - 1.8V | Reserved     | Reserved     |
| NAND       | Toggle Mode (EMMC Preamble Delay, Read Latency):<br>000 - 16 GPMMCLK cycles<br>001 - 1 GPMMCLK cycles<br>010 - 2 GPMMCLK cycles<br>011 - 3 GPMMCLK cycles<br>100 - 4 GPMMCLK cycles<br>101 - 5 GPMMCLK cycles<br>110 - 6 GPMMCLK cycles<br>111 - 7 GPMMCLK cycles | BOOT_SEARCH_COUNT:<br>00 - 2<br>01 - 2<br>10 - 4<br>11 - 8                   | Port Select:<br>00 - eSDHC2<br>01 - eSDHC2<br>10 - Reserved<br>11 - Reserved | Port Select:<br>00 - eSDHC2<br>01 - eSDHC2<br>10 - Reserved<br>11 - Reserved | Boot Frequencies (ARM/DSP)<br>0 - 500 / 400 MHz<br>1 - 250 / 200 MHz | Reset Time<br>0 - 2ms<br>1 - 220ns (LBA NAND) | Reserved     | Reserved     |

| TYPE  | BOOT_CFG4[7]   | BOOT_CFG4[6]   | BOOT_CFG4[5]   | BOOT_CFG4[4]  | BOOT_CFG4[3]  | BOOT_CFG4[2]                                   | BOOT_CFG4[1]  | BOOT_CFG4[0]  |
|-------|--|--|--|---|---|--|---|---|
| 0x450 | Infini-Loop (Debug USE only)<br>0 - Disable<br>1 - Enable                            | EEPROM Recovery Enable<br>0 - Disabled<br>1 - Enabled  | CS select (SPI only):<br>00 - eCS#0 (default)<br>01 - CS#1<br>10 - CS#2<br>11 - CS#3 | SPI Addressing:<br>0 - 2-bytes (16-bit)<br>1 - 3-bytes (24-bit) | Reserved  | Reserved                                       | Reserved  | Reserved  |
| 0x460 | L2_HW_INVALIDATE_DISABLE   | Reserved   | FORCE_COLD_BOOT (Reflected in SBMR2)   | BT_FUSE_SEL   | DIR_BT_DIS  | Reserved                                       | SEC_CONFIG[1]   | Reserved  |
| 0x460 | Reserved (DDR3 config options)   |  |  |   |   |  |   |   |
| 0x460 | JTAG_SMODE[1:0]  | WDG_ENABLE<br>0 - Disabled<br>1 - Enabled  | SJC_DISABLE  | Reserved  | Reserved  | Reserved                                       | Reserved  | Reserved  |
| 0x460 | Reserved   | Reserved   | Reserved   | TZASC_ENABLE  | JTAG_HEO  | KTE  | Reserved  | DLL_ENABLE<br>0 - Disable DLL for SD/eMMC<br>1 - Enable DLL for SD/eMMC |
| 0x470 | DLL Override:<br>0 - DLL Slave Mode for SD/eMMC<br>1 - DLL Override Mode for SD/eMMC | Reserved   | SD2 VOLTAGE SELECTION<br>0 - 3.3V<br>1 - 1.8V  | Reserved  | Disable SDRAM Manufacture mode<br>0 - Enable<br>1 - Disable | L1 I-Cache DISABLE                             | BT_MMU_DISABLE  | Override Pad Settings (using PAD_SETTINGS values)                       |
| 0x470 | Reserved for unexpected requirements   | eMMC 4.4 - RESET TO PRE-IDLE STATE   | Override HYS bit for SD/MMC pads   | USDMC_PAD_PULL_DOWN<br>0 - no action<br>1 - pull down           | ENABLE_EMCC_22K_PULLUP<br>0 - 47K pullup<br>1 - 22K pullup  | ADD_DS_SET_GRP1_16<br>0 - Set<br>1 - Don't set | USDMC_IDMUX_SION_BT_ENABLE<br>0 - Disable<br>1 - Enable | USDMC_IDMUX_SRE Enable<br>0 - Disable<br>1 - Enable                     |
| 0x470 | USDMC_CMD_DE_PRE_EN (SD/MMC de-bug)  | LPB_BOOT (Core / DDR - Bus)<br>100 - LPB Disable<br>01 - 1 GPO (def freq)<br>10 - Div by 2<br>11 - Div by 4  | BT_LPB_POLARITY (GPIO polarity)  | POWER_MNG_CFG (LDO's DCDC's) (Reserved - NOT USED)              |   |  |   |   |
| 0x470 | Override NAND Pad Settings (using PAD_SETTINGS values)                               | MMC_DLL_DLY[6:0]<br>Delay target for SD/eMMC DLL, it is applied to slave mode target delay or override mode target delay depends on DLL Override fuse bit value. |  |   |   |  |   |   |



**freescale** Semiconductor


**Microcontroller Solutions Group**  
 6501 William Cannon Drive West  
 Austin, TX 78735-8598

This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.


ICAP Classification: FCP: FIUC: X PUBI:

|                                   |   |
|-----------------------------------|---|
| Designer: DESIGNER                | Drawing Title: <b>KIT6ULL1550EVM</b>            |
| Drawn by: DRAWN_BY                | Page Title: <b>BOOT CFG</b>                     |
| Approved: APPROVER                | Size C Document Number SCH-29464 PDF: SPF-29464 |
| Date: Wednesday, October 12, 2016 | Sheet 9 of 18                                   |

| Power Rail   | MIN   | TYP         | MAX   | CURR  |
|--------------|-------|-------------|-------|-------|
| VDD_SNVS_IN  | 2.4   | 3           | 3.6   | 275µA |
| VDD_HIGH_IN  | 2.8   | 3           | 3.6   | 125mA |
| VDD_ARM_IN   | 0.9   | 1.275       | 1.5   | 400mA |
| VDD_SOC_IN   | 0.9   | 1.275       | 1.5   | 500mA |
| NVCC_DRAM    | 1.425 | 1.5         | 1.575 | 50mA  |
|              | 1.283 | 1.35        | 1.45  |       |
|              | 1.14  | 1.2         | 1.3   |       |
| NVCC_XXX     | 1.65  | 1.8/2.5/3.3 | 3.6   |       |
| VDDA_ADC_3P3 | 3     | 3.3         | 3.6   |       |
| USB_OTG_VBUS | 4.4   | 5           | 5.25  | 50mA  |




# PF1550



| RAIL    | VOLTAGE RANGE        |
|---------|----------------------|
| SW1     | 0.6V to 3.3V, 1A     |
| SW2     | 0.6V to 3.3V, 1A     |
| SW3     | 1.8V to 3.3V, 1A     |
| VLD01   | 0.75V to 3.3V, 300mA |
| VLD02   | 1.80V to 3.3V, 300mA |
| VLD03   | 0.75V to 3.3V, 300mA |
| VSNVS   | 3.0V, 2mA            |
| VREFDDR | 0.5V to 0.9V, 10mA   |
| VBUSIN  | 0V to 6V             |
| VBATT   | 0V to 4.2V, 1A       |
| SYS     | 2.5V to 4.5V         |
| USBPHY  | 0V to 4.9V, typ 3.3V |
| THM     | 0V to 2.7V           |
| LICELL  | 0V to 3.0V           |


## An Option of VPERI\_3V3




**freescale**

ICAP Classification: FCP: \_\_\_\_\_ FLUC: X PUBL: \_\_\_\_\_  
 Drawing Title: **KIT6ULL1550EVM**  
 Page Title: **PWR MGR**  
 Size C Document Number SCH-29464 PDF: SPF-29464 Rev A  
 Date: Wednesday, October 28, 2016 Sheet 10 of 13

# TP for SODIMM MFG




## BMOD TP for MFG TOOL





# LCD\_RST has been used as WDOG on CPU BOARD

# SODIMM 200



# If use external DCDC U713, the maximum supply current for Base Board: 2A  
# If use PF1550 SW3, the total current for CM DCDC\_3V3 and BB VPERI\_3V3: 1A



|   |                               |  |       |
|---|-------------------------------|--|-------|
|   |                               | <b>Microcontroller Solutions Group</b>   |       |
| 6501 William Cannon Drive West<br>Austin, TX 78735-8598   |                               |  |       |
| This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor. |                               |  |       |
| ICAP Classification: FCP  |                               | FIUQ: X PUBI                             |       |
| Designer: DESIGNER  | Drawing Title: KIT6ULL1550EVM |  |       |
| Drawn by: DRAWN_BY  | Page Title: CPU-SODIMM200     |  |       |
| Approved: APPROVER  | Size C                        | Document Number SCH-29464 PDF: SPF-29464 | Rev A |
| Date: Wednesday, October 12, 2016   | Sheet 11                      | of 18                                    |       |

# NOTE:

All pins using ~reset as harden :

| PAD                   | Default State   | Simulation Value  |
|-----------------------|---|-------------------|
| UART3_TX_DATA         | Output Buffer(LOW) during reset --> Output keeper + Input enable after reset done   | 0 in real silicon |
| LCD_DATA00~LCD_DATA23 | 100K pull down + input enable during reset --> Output keeper + Input enable after reset done ( this is boot option, we don't need change) | 0 in real silicon |

| PAD           | Default State   | Signal Path   | PAD Simulation Value |
|---------------|---|---|----------------------|
| UART3_TX_DATA | Output Buffer(LOW) during reset --> Output keeper + Input enable after reset done | sjc.ipt_jta_active --> PAD  | 0 in real silicon    |
|               |   | (note : sjc.ipt_jta_active also connected to snvs_hp.sec_vio_in_1. This is security related, we don't plan to change it.) | ALT7                 |


All pins using ~src.en\_system\_clk as harden :

| PAD        | Default State  | Simulation Value  |
|------------|--|-------------------|
| GPIO1_IO03 | 100K pull down + input enable during reset --> Output keeper + Input enable after reset done | 0 in real silicon |

| PAD        | Default State  | Signal Path                        | PAD Simulation Value |
|------------|--|------------------------------------|----------------------|
| GPIO1_IO03 | 100K pull down + input enable during reset --> Output keeper + Input enable after reset done | PAD --> ccmsrcmix. src_tester_ack  | 0 in real silicon    |
|            |  | This is the requirement of TE test | ALT7                 |

All pins using snvs\_hp.snvs\_sec\_vio\_in\_5\_en as harden :

| PAD        | Default State   | Simulation Value            |
|------------|---|-----------------------------|
| CSI_PIXCLK | Output keeper + Input enable (snvs_sec_vio_in_5_en is 1'b0 in normal state, so harden is not triggerd in normal state). snvs_sec_vio_in_5_en is controlled by SNVS register. It can be disable or enable. | X (0 or 1 in real silicon ) |

|  |           |   |          |
|--|-----------|---|----------|
|   |           | <b>Microcontroller Solutions Group</b><br>6501 William Cannon Drive West<br>Austin, TX 78735-8598 |          |
| <small>This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.</small> |           |   |          |
| Designer:<br>DESIGNER  |           | Drawing Title:<br><b>KIT6ULL1550EVM</b>   |          |
| Drawn by:<br>DRAWN_BY  |           | Page Title:<br><b>NOTE</b>  |          |
| Approved:<br>APPROVER  | Size<br>C | Document Number<br>SCH-29464 PDF: SPF-29464   | Rev<br>A |
| Date: Wednesday, October 12, 2016  |           | Sheet 12 of 13  |          |

