

KIT6UL-1550EVM

Schematics DevBoard

Table of Content

Page 1	Cover
Page 2	Block Diagram
Page 3	PWR TREE
Page 4	CPU PWR
Page 5	LvDDR3
Page 6	eMMC/NAND/TF/QSPI
Page 7	CPU PERI1
Page 8	CPU PERI2
Page 9	BOOT CFG
Page 10	PWR MGR
Page 11	SO-DIMM
Page 12	NOTE
Page 13	IOMUX
Page 14	
Page 15	
Page 16	
Page 17	
Page 18	
Page 19	
Page 20	
Page 21	
Page 22	
Page 23	
Page 24	
Page 25	
Page 26	
Page 26	
Page 27	
Page 28	

Revision History

Rev. Code	Date	By	Description
A	2015-02-28	Javen	1 Revision A release
B	2015-06-12	Javen	1 OSC issue: Add R518,R515,R513,Q501,Y503,r516,r517 2 VDD_ARM_SOC_IN voltage: Change R706 to 215K, R707 to 147K, R708 to 1.5M Change R513,R517 to DCDC_3V3 3 DDR3 write leveling issue: exchang DDR3 DRAM_DATA3 and DRAM_DATA11 4 Add R519 for backup
C	2015-07-07	Javen	1 FCC update: Add C423,C415,R413,C414,C420,C417,C421,C416,C422,C418 2 VDD_HIGH_IN power consumption update: Change R513 from 10K to 1M Change R513,R517 to DCDC_3V3
	2015-07-14	Javen	3 Add R520 for OSC vih Change R510,C505 connection for OSC backup
C1	2015-08-10	Javen	1 DNP C414 for LCD_CLK Change R520 to 499 OHM
A	2015-10-10	ChenWenhua	1 Replace discrete power with PF1550
B	2016-10-19	ChenWenhua	1 Align with MCIMX6UL-CM Version C5 DNP R515,R513,Q501,Y503,R517 DNP R824,R101 Install R510,R518,R516,Y501, Install R825,C46 Change R514 from 1K to 0ohn, change C46 to 100uf, add C841 2 Change U101 CPU part number to MCIMX6G2CVM05AA New MFG_PN for U201: MT41K256M16TW-107:P 3 Change U711 power supply to USBPHY

1. Unless Otherwise Specified:

- All resistors are in ohms, 10%, 1/8 Watt,0603
- All capacitors are in uF, 20%, 50V,0603
- All voltages are DC
- All polarized capacitors are aluminum electrolytic


2. Interrupted lines coded with the same letter or letter combinations are electrically connected.

3. Device type number is for reference only. The number varies with the manufacturer.

4. Special signal usage:

- _B Denotes - Active-Low Signal
- <> or [] Denotes - Vectored Signals

5. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.


		Microcontroller Solutions Group	
		6501 William Cannon Drive West Austin, TX 78735-8598	
<small>This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.</small>			
Designer:		Drawing Title:	
DESIGNER		KIT6UL-1550EVM	
Drawn by:		Page Title:	
DRAWN_BY		Title and Rev History	
Approved:		Size C	Document Number
APPROVER			SCH-29032 PDF: SPF-29032
		Date:	Rev B
		Wednesday, October 26, 2016	Sheet 1 of 13

i.MX6UL EVK Block Diagram

Blcok Diagram Rev 1.0

MCIMX6UL-BB

MPN: MCIMX6UL-BB Agile No: 28616
MPN: KIT6UL-1550EVM Agile No: 29032




		Microcontroller Solutions Group 6501 William Cannon Drive West Austin, TX 78735-8598	
		This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.	
Designer: _____ Drawing Title: KIT6UL-1550EVM		ICAP Classification: FCP: _____ FIUQ: X PUBL: _____	
Drawn by: _____ Page Title: Block Diagram		Approved: _____ Size C Document Number SCH-29032 PDF: SPF-29032 Rev B	
APPROVER: _____		Date: Wednesday, October 19, 2016 Sheet 2 of 13	

KIT6UL-1550EVM 14x14 EVK PWR TREE


WALL Adapter: 5V/3A

MCIMX6UL-BB







		Microcontroller Solutions Group 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.			
Designer: _____ Drawn by: _____ Approved: _____		Drawing Title: KIT6UL-1550EVM Page Title: PWR TREE Document Number: SCH-29032 PDF: SPF-29032 Date: Wednesday, October 18, 2016	
ICAP Classification: FCP		FLUQ: X PUBL: _____	
Size: C	Document Number: SCH-29032 PDF: SPF-29032	Rev: B	
Date: Wednesday, October 18, 2016		Sheet: 3 of 18	

i.MX6UL PWR



		Microcontroller Solutions Group 6501 William Cannon Drive West Austin, TX 78735-8598	
		<small>This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.</small>	
Designer: DESIGNER		Drawing Title: KIT6UL-1550EVM	
Drawn by: DRAWN_BY		Page Title: CPU PWR	
Approved: APPROVER		Size C	Document Number SCH-29032 PDF-29032
Date: Wednesday, October 13, 2016		Sheet 4	of 13


DDR3/LvDDR3





		Microcontroller Solutions Group 6501 William Cannon Drive West Austin, TX 78735-8598	
		This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.	
Designer: DESIGNER	Drawing Title: KIT6UL-1550EVM	ICAP Classification: FCP	FIUO: X PUBI
Drawn by: DRAWN_BY	Page Title: LvDDR3	Size C	Document Number SCH-29032 PDF: SPF-29032
Approved: APPROVER	Date:	Wednesday, October 19, 2016	Sheet 5 of 13

eMMC Storage <4.51>


Option 2




NAND FLASH # Option 1



Hinge Type MicroSD











QSPI # Option 2





		Microcontroller Solutions Group 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.			
Designer: DESIGNER		Drawing Title: KIT6UL-1550EVM	
Drawn by: DRAWN_BY		Page Title: FLASH	
Approved: APPROVER		Size C	Document Number SCH-29032 PDF: SPF-29032
		Date: Wednesday, October 19, 2016	Rev B
		Sheet 6	of 13

MX6UL PERI




				Microcontroller Solutions Group 6501 William Cannon Drive West Austin, TX 78735-8598			
This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.							
Designer: DESIGNER		Drawing Title: KIT6UL-1550EVM		ICAP Classification: FCP		FIUQ: X PUBI	
Drawn by: DRAWN_BY		Page Title: CPU PERI x1					
Approved: APPROVER		Size C	Document Number SCH-29032 PDF-29032	Rev B			
Date: Wednesday, October 19, 2016 Sheet 7 of 13							

i.MX6UL RESET



i.MX6UL - CONTROL




VDD_SNVS_IN PWR domain, IO CFG is need to prevent leakage. When TAMPER PIN used as GPIO, need to PULL DOWN 1M to GND to give a fixed state to the PIN to reduce the power consumption, Just for TOL0

NVCC_GPIO (H13) and NVCC_UART (H13) should share one 0.22uF de-coupling cap. There is no PCB space to fit two caps.

DBG

BT

OSC backup for 24MHz, Just for TOL0



		Microcontroller Solutions Group 6501 William Cannon Drive West Austin, TX 78735-8598	
		This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.	
Designer: DESIGNER	Drawing Title: KIT6UL-1550EVM	ICAP Classification: FCP	FIUO: X PUBI
Drawn by: DRAWN_BY	Page Title: CPU PERI x2	Size C	Document Number SCH-29032 PDF-29032
Approved: APPROVER	Date: Wednesday, October 19, 2016	Rev B	Sheet 8 of 13

FUSE MAP

<Default: QSPI BOOT>

TYPE	BOOT_CFG1[7]	BOOT_CFG1[6]	BOOT_CFG1[5]	BOOT_CFG1[4]	BOOT_CFG1[3]	BOOT_CFG1[2]	BOOT_CFG1[1]	BOOT_CFG1[0]	
QSPI	0	0	0	1	Reserved		DDRSMP: "000": Default "001-111"		
WEIM	0	0	0	0	Memory Type: 0 - NOR Flash 1 - OneNAND	Reserved	Reserved	Reserved	
Serial-ROM	0	0	1	1	Reserved	Reserved	Reserved	Reserved	
SD/eSD	0	1	0		Fast Boot: 0 - Regular 1 - Fast Boot	SD/SDXC Speed 00 - Normal/SDR12 01 - High/SDR25 10 - SDR50 11 - SDR104	SD Power Cycle Enable 0 - No power cycle 1 - Enabled via USDMC_RST pad (USDMC2 & 4 only)	SD Loopback Clock Source Self for SDR50 and SDR104 only 1 - through SD pad 1 - direct	
MMC/eMMC	0	1	1		Fast Boot: 0 - Regular 1 - Fast Boot	SD/MMC Speed 0 - High 1 - Normal	Fast Boot Acknowledge Disable: 0 - Boot Ack Enabled 1 - Boot Ack Disabled	SD Power Cycle Enable 0 - No power cycle 1 - Enabled via USDMC_RST pad (USDMC2 & 4 only)	SD Loopback Clock Source Self for SDR50 and SDR104 only 1 - through SD pad 1 - direct
NAND	1	BT_TOGGLEMODE			Pages in Block: 00 - 128 01 - 64 10 - 32 11 - 256	Nand Number Of Devices: 00 - 1 01 - 2 10 - 4 11 - Reserved	Nand Row address, Bytes: 00 - 5 01 - 2 10 - 4 11 - 5		

TYPE	BOOT_CFG2[7]	BOOT_CFG2[6]	BOOT_CFG2[5]	BOOT_CFG2[4]	BOOT_CFG2[3]	BOOT_CFG2[2]	BOOT_CFG2[1]	BOOT_CFG2[0]	
QSPI	Reserved						Reserved	Reserved	
WEIM							Reserved	Reserved	
Serial-ROM	Reserved	Reserved	Reserved	Reserved	Reserved		Reserved	Reserved	
SD/eSD	SD Calibration Step 00 - 1 TBD	Bus Width: 0 - 1-bit 1 - 4-bit	Port Select: 00 - eSDHC2 01 - eSDHC2 10 - Reserved 11 - Reserved	Port Select: 00 - eSDHC2 01 - eSDHC2 10 - Reserved 11 - Reserved	Boot Frequencies (ARM/DSP) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	SD1 VOLTAGE SELECTION 0 - 1.8V 1 - 1.8V	Reserved	Reserved	
MMC/eMMC	Bus Width: 000 - 4 bit 001 - 4 bit 010 - 8 bit 011 - 4 bit DDR (MMC 4.4) 100 - 8 bit DDR (MMC 4.4) Ether - Reserved	Port Select: 00 - eSDHC2 01 - eSDHC2 10 - Reserved 11 - Reserved	Port Select: 00 - eSDHC2 01 - eSDHC2 10 - Reserved 11 - Reserved	Port Select: 00 - eSDHC2 01 - eSDHC2 10 - Reserved 11 - Reserved	Boot Frequencies (ARM/DSP) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	SD1 VOLTAGE SELECTION 0 - 1.8V 1 - 1.8V	Reserved	Reserved	Reserved
NAND	Toggle Mode (EMMC Preamble Delay, Read Latency): 000 - 16 GPMMCLK cycles 001 - 1 GPMMCLK cycles 010 - 2 GPMMCLK cycles 011 - 3 GPMMCLK cycles 100 - 4 GPMMCLK cycles 101 - 5 GPMMCLK cycles 110 - 6 GPMMCLK cycles 111 - 7 GPMMCLK cycles	BOOT_SEARCH_COUNT: 00 - 2 01 - 2 10 - 4 11 - 8	Boot Frequencies (ARM/DSP) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	Boot Time: 0 - 22ms 1 - 22ms (LBA NAND)	Reserved	Reserved	Reserved	Reserved	


TYPE	BOOT_CFG4[7]	BOOT_CFG4[6]	BOOT_CFG4[5]	BOOT_CFG4[4]	BOOT_CFG4[3]	BOOT_CFG4[2]	BOOT_CFG4[1]	BOOT_CFG4[0]
0x450	Infini-Loop (Debug USE only) 0 - Disable 1 - Enable	EEPROM Recovery Enable '0' - Disabled '1' - Enabled	CS select (SPI only): 00 - eCS#0 (default) 01 - CS#1 10 - CS#2 11 - CS#3	SPI Addressing: 0 - 2-bytes (16-bit) 1 - 3-bytes (24-bit)	Reserved	Reserved	Reserved	Reserved
0x460	L2_HW_INVALIDATE_DISABLE	Reserved	FORCE_COLD_BOOT (Reflected in SBMR2)	BT_FUSE_SEL	DIR_BT_DIS	Reserved	SEC_CONFIG[1]	Reserved
0x460	Reserved (DDR3 config options)							
0x460	JTAG_SMODE[1:0]	WDG_ENABLE '0' - Disabled '1' - Enabled	SJC_DISABLE	Reserved	Reserved	Reserved	Reserved	Reserved
0x460	Reserved	Reserved	Reserved	TZASC_ENABLE	JTAG_HEO	KTE	Reserved	DLL_ENABLE 0 - Disable DLL for SD/eMMC 1 - Enable DLL for SD/eMMC
0x470	DLL Override: 0 - DLL Slave Mode for SD/eMMC 1 - DLL Override Mode for SD/eMMC	Reserved	SD2 VOLTAGE SELECTION 0 - 3.3V 1 - 1.8V	Reserved	Disable SDRAM Manufacture mode 0 - Enable 1 - Disable	L1 I-Cache DISABLE	BT_MMU_DISABLE	Override Pad Settings (using PAD_SETTINGS values)
0x470	Reserved for unexpected requirements	eMMC 4.4 - RESET TO PRE-IDLE STATE	Override HYS bit for SD/MMC pads	USDMC_PAD_PULL_DOWN 0 - no action 1 - pull down	ENABLE_EMMC_22K_PULLUP 0 - 47K pullup 1 - 22K pullup	ADD_DS_SET_GRP1_16 0 - Set 1 - Don't set	USDMC_IDMUX_SION_BT_ENABLE 0 - Disable 1 - Enable	USDMC_IDMUX_SRE Enable 0 - Disable 1 - Enable
0x470	USDMC_CMD_OE_PRE_EN (SD/MMC deBug)	LPB_BOOT (Core / DDR - Bus) '00' - LPB Disable '01' - 1 GPO (def Freq) '10' - Div By 2 '11' - Div By 4	BT_LPB_POLARITY (GPIO polarity)	POWER_MNG_CFG (LDO's DCDC's) (Reserved - NOT USED)				
0x470	Override NAND Pad Settings (using PAD_SETTINGS values)	MMC_DLL_DLY[6:0] Delay target for SD/eMMC DLL, it is applied to slave mode target delay or override mode target delay depends on DLL Override fuse bit value.						

NAND MT29F32G08CACA

1 page = (4K + 224 bytes)
1 block = (4K + 224) bytes x 256 pages
= (1024K + 56K) bytes
1 frame = (1024K + 56K) bytes x 2048 blocks
= 17.280Mb
1 LUN = 17.280Mb x 2 planes
= 34.560Mb

Boot Configuration

BMODE[1:0]	BOOT TYPE
00	Boot From Fuses
01	Serial Downloader
10	Internal Boot (Development)
11	Reserved




freemicrocontroller

Microcontroller Solutions Group
6501 William Cannon Drive West
Austin, TX 78735-8598


This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.

Designer: DESIGNER	Drawing Title: KIT6UL-1550EVM
Drawn by: DRAWN_BY	Page Title: BOOT CFG
Approved: APPROVER	Size C Document Number SCH-29032 PDF: SPF-29032
Date: Wednesday, October 19, 2016	Sheet 9 of 18

Power Rail	MIN	TYP	MAX	CURR
VDD_SNVS_IN	2.4	3	3.6	275µA
VDD_HIGH_IN	2.8	3	3.6	125mA
VDD_ARM_IN	0.9	1.275	1.5	400mA
VDD_SOC_IN	0.9	1.275	1.5	500mA
NVCC_DRAM	1.425	1.5	1.575	50mA
	1.283	1.35	1.45	
	1.14	1.2	1.3	
NVCC_XXX	1.65	1.8/2.5/3.3	3.6	
VDDA_ADC_3P3	3	3.3	3.6	
USB_OTG1_VBUS	4.4	5	5.25	50mA




PF1550



RAIL	VOLTAGE RANGE
SW1	0.6V to 3.3V, 1A
SW2	0.6V to 3.3V, 1A
SW3	1.8V to 3.3V, 1A
VLDO1	0.75V to 3.3V, 300mA
VLDO2	1.80V to 3.3V, 300mA
VLDO3	0.75V to 3.3V, 300mA
VSNS	3.0V, 2mA
VREFDDR	0.5V to 0.9V, 10mA
VBUSIN	0V to 6V
VBATT	0V to 4.2V, 1A
SYS	2.5V to 4.5V
USBPHY	0V to 4.9V, typ 3.3V
THM	0V to 2.7V
LICELL	0V to 3.0V


An Option of VPERI_3V3





freescale

ICAP Classification: FCP: _____ FLUC: X PUBL: _____
 Drawing Title: **KIT6UL-1550EVM**
 Page Title: **PWR MGR**
 Size C Document Number SCH-29032 PDF: SPF-29032 Rev B
 Date: Wednesday, October 28, 2016 Sheet 10 of 13


TP for SODIMM MFG



SODIMM 200



If use external DCDC U713, the maximum supply current for Base Board: 2A
 # If use PF1550 SW3, the total current for CM DCDC_3V3 and BB VPERI_3V3: 1A



		Microcontroller Solutions Group 6501 William Cannon Drive West Austin, TX 78735-8598	
		This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.	
Designer: DESIGNER	Drawing Title: KIT6UL-1550EVM	ICAP Classification: FCP	FIUQ: X PUBI:
Drawn by: DRAWN_BY	Page Title: CPU-SODIMM200	Size C	Document Number SCH-29032 PDF: SPF-29032
Approved: APPROVER	Date: Wednesday, October 19, 2016	Sheet 11 of 18	Rev B

NOTE:

All pins using ~reset as harden :

PAD	Default State	Simulation Value
UART3_TX_DATA	Output Buffer(LOW) during reset --> Output keeper + Input enable after reset done	0 in real silicon
LCD_DATA00~LCD_DATA23	100K pull down + input enable during reset --> Output keeper + Input enable after reset done (this is boot option, we don't need change)	0 in real silicon

PAD	Default State	Signal Path	PAD Simulation Value
UART3_TX_DATA	Output Buffer(LOW) during reset --> Output keeper + Input enable after reset done	sjc.ipt_jta_active --> PAD	0 in real silicon
		(note : sjc.ipt_jta_active also connected to snvs_hp.sec_vio_in_1. This is security related, we don't plan to change it.)	ALT7


All pins using ~src.en_system_clk as harden :

PAD	Default State	Simulation Value
GPIO1_IO03	100K pull down + input enable during reset --> Output keeper + Input enable after reset done	0 in real silicon

PAD	Default State	Signal Path	PAD Simulation Value
GPIO1_IO03	100K pull down + input enable during reset --> Output keeper + Input enable after reset done	PAD --> ccmsrcmix. src_tester_ack	0 in real silicon
		This is the requirement of TE test	ALT7

All pins using snvs_hp.snvs_sec_vio_in_5_en as harden :

PAD	Default State	Simulation Value
CSI_PIXCLK	Output keeper + Input enable (snvs_sec_vio_in_5_en is 1'b0 in normal state, so harden is not triggerd in normal state). snvs_sec_vio_in_5_en is controlled by SNVS register. It can be disable or enable.	X (0 or 1 in real silicon)

		Microcontroller Solutions Group 6501 William Cannon Drive West Austin, TX 78735-8598	
<small>This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.</small>			
Designer: DESIGNER		Drawing Title: KIT6UL-1550EVM	
Drawn by: DRAWN_BY		Page Title: NOTE	
Approved: APPROVER	Size C	Document Number SCH-29032 PDF: SPF-29032	Rev B
Date: Wednesday, October 13, 2016		Sheet 12 of 13	

i.MX6UL IOMUX

NAME	Default	ALTO	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	ALT8	PAD DFU
TEST_MODE	tcu.TEST_MODE	tcu.TEST_MODE									100K_PD
PKR_B	src.PKR_B	src.PKR_B									100K_PU
SNVS_PMIC_ON_REQ	src.RESET_B	src.RESET_B									100K_PU
CM_PMIC_STBY_REQ	snvs_ip_wrapper.SNVS_WAKEUP_ALARM	snvs_ip_wrapper.SNVS_WAKEUP_ALARM									100K_PU
BOOT_MODE0	src.BOOT_MODE[0]	src.BOOT_MODE[0]									100K_PD
SNVS_TAMPER0	snvs_ip_wrapper.SNVS_TD1	snvs_ip_wrapper.SNVS_TD1									100K_PU
SNVS_TAMPER1	snvs_ip_wrapper.SNVS_TD1	snvs_ip_wrapper.SNVS_TD1									100K_PU
SNVS_TAMPER2	snvs_ip_wrapper.SNVS_TD1	snvs_ip_wrapper.SNVS_TD1									100K_PU
SNVS_TAMPER3	snvs_ip_wrapper.SNVS_TD1	snvs_ip_wrapper.SNVS_TD1									100K_PU
SNVS_TAMPER4	snvs_ip_wrapper.SNVS_TD1	snvs_ip_wrapper.SNVS_TD1									100K_PU
SNVS_TAMPER5	snvs_ip_wrapper.SNVS_TD1	snvs_ip_wrapper.SNVS_TD1									100K_PU
SNVS_TAMPER6	snvs_ip_wrapper.SNVS_TD1	snvs_ip_wrapper.SNVS_TD1									100K_PU
SNVS_TAMPER7	snvs_ip_wrapper.SNVS_TD1	snvs_ip_wrapper.SNVS_TD1									100K_PU
SNVS_TAMPER8	snvs_ip_wrapper.SNVS_TD1	snvs_ip_wrapper.SNVS_TD1									100K_PU
JTAG_MOD	src.MOD	src.MOD									100K_PU
JTAG_TMS	src.TMS	src.TMS									47K_PU
JTAG_TDO	src.TDO	src.TDO									100K_PU
JTAG_TDI	src.TDI	src.TDI									47K_PU
JTAG_TCK	src.TCK	src.TCK									47K_PU
JTAG_TRST_B	src.TRSTB	src.TRSTB									47K_PU
GP101_I00[0]	src.GPIO1_I00[0]	src.GPIO1_I00[0]									100K_PU
GP101_I00[1]	src.GPIO1_I00[1]	src.GPIO1_I00[1]									100K_PU
GP101_I00[2]	src.GPIO1_I00[2]	src.GPIO1_I00[2]									100K_PU
GP101_I00[3]	src.GPIO1_I00[3]	src.GPIO1_I00[3]									100K_PU
GP101_I00[4]	src.GPIO1_I00[4]	src.GPIO1_I00[4]									100K_PU
GP101_I00[5]	src.GPIO1_I00[5]	src.GPIO1_I00[5]									100K_PU
GP101_I00[6]	src.GPIO1_I00[6]	src.GPIO1_I00[6]									100K_PU
GP101_I00[7]	src.GPIO1_I00[7]	src.GPIO1_I00[7]									100K_PU
GP101_I00[8]	src.GPIO1_I00[8]	src.GPIO1_I00[8]									100K_PU
GP101_I00[9]	src.GPIO1_I00[9]	src.GPIO1_I00[9]									100K_PU
UART1_RXD	src.UART1_RXD	src.UART1_RXD									47K_PU
UART1_CTS	src.UART1_CTS	src.UART1_CTS									47K_PU
UART1_RTS	src.UART1_RTS	src.UART1_RTS									47K_PU
UART2_RXD	src.UART2_RXD	src.UART2_RXD									47K_PU
UART2_CTS	src.UART2_CTS	src.UART2_CTS									47K_PU
UART2_TXD	src.UART2_TXD	src.UART2_TXD									47K_PU
UART3_RXD	src.UART3_RXD	src.UART3_RXD									47K_PU
UART3_CTS	src.UART3_CTS	src.UART3_CTS									47K_PU
UART3_TXD	src.UART3_TXD	src.UART3_TXD									47K_PU
UART4_RXD	src.UART4_RXD	src.UART4_RXD									47K_PU
UART4_CTS	src.UART4_CTS	src.UART4_CTS									47K_PU
UART4_TXD	src.UART4_TXD	src.UART4_TXD									47K_PU
ENET1_RXD	src.ENET1_RXD	src.ENET1_RXD									47K_PU
ENET1_TXD	src.ENET1_TXD	src.ENET1_TXD									47K_PU
ENET1_RXS_DV	src.ENET1_RXS_DV	src.ENET1_RXS_DV									47K_PU
ENET1_TXD0	src.ENET1_TXD0	src.ENET1_TXD0									47K_PU
ENET1_TXD1	src.ENET1_TXD1	src.ENET1_TXD1									47K_PU
ENET1_TXD2	src.ENET1_TXD2	src.ENET1_TXD2									47K_PU
ENET1_TXD3	src.ENET1_TXD3	src.ENET1_TXD3									47K_PU
ENET1_RXS_DV	src.ENET1_RXS_DV	src.ENET1_RXS_DV									47K_PU
ENET1_TXD0	src.ENET1_TXD0	src.ENET1_TXD0									47K_PU
ENET1_TXD1	src.ENET1_TXD1	src.ENET1_TXD1									47K_PU
ENET1_TXD2	src.ENET1_TXD2	src.ENET1_TXD2									47K_PU
ENET1_TXD3	src.ENET1_TXD3	src.ENET1_TXD3									47K_PU
ENET1_RXS_DV	src.ENET1_RXS_DV	src.ENET1_RXS_DV									47K_PU
ENET2_RXD	src.ENET2_RXD	src.ENET2_RXD									47K_PU
ENET2_TXD	src.ENET2_TXD	src.ENET2_TXD									47K_PU
ENET2_RXS_DV	src.ENET2_RXS_DV	src.ENET2_RXS_DV									47K_PU
ENET2_TXD0	src.ENET2_TXD0	src.ENET2_TXD0									47K_PU
ENET2_TXD1	src.ENET2_TXD1	src.ENET2_TXD1									47K_PU
ENET2_TXD2	src.ENET2_TXD2	src.ENET2_TXD2									47K_PU
ENET2_TXD3	src.ENET2_TXD3	src.ENET2_TXD3									47K_PU
ENET2_RXS_DV	src.ENET2_RXS_DV	src.ENET2_RXS_DV									47K_PU
ENET2_TXD0	src.ENET2_TXD0	src.ENET2_TXD0									47K_PU
ENET2_TXD1	src.ENET2_TXD1	src.ENET2_TXD1									47K_PU
ENET2_TXD2	src.ENET2_TXD2	src.ENET2_TXD2									47K_PU
ENET2_TXD3	src.ENET2_TXD3	src.ENET2_TXD3									47K_PU
ENET2_RXS_DV	src.ENET2_RXS_DV	src.ENET2_RXS_DV									47K_PU
ENET2_TXD0	src.ENET2_TXD0	src.ENET2_TXD0									47K_PU
ENET2_TXD1	src.ENET2_TXD1	src.ENET2_TXD1									47K_PU
ENET2_TXD2	src.ENET2_TXD2	src.ENET2_TXD2									47K_PU
ENET2_TXD3	src.ENET2_TXD3	src.ENET2_TXD3									47K_PU
ENET2_RXS_DV	src.ENET2_RXS_DV	src.ENET2_RXS_DV									47K_PU
ENET2_TXD0	src.ENET2_TXD0	src.ENET2_TXD0									47K_PU
ENET2_TXD1	src.ENET2_TXD1	src.ENET2_TXD1									47K_PU
ENET2_TXD2	src.ENET2_TXD2	src.ENET2_TXD2									47K_PU
ENET2_TXD3	src.ENET2_TXD3	src.ENET2_TXD3									47K_PU
ENET2_RXS_DV	src.ENET2_RXS_DV	src.ENET2_RXS_DV									47K_PU
ENET2_TXD0	src.ENET2_TXD0	src.ENET2_TXD0									47K_PU
ENET2_TXD1	src.ENET2_TXD1	src.ENET2_TXD1									47K_PU
ENET2_TXD2	src.ENET2_TXD2	src.ENET2_TXD2									47K_PU
ENET2_TXD3	src.ENET2_TXD3	src.ENET2_TXD3									47K_PU
ENET2_RXS_DV	src.ENET2_RXS_DV	src.ENET2_RXS_DV									47K_PU

Microcontroller Solutions Group
6501 William Cannon Drive West
Austin, TX 78735-8598

This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.

Designer: DESIGNER	Drawing Title: KIT6UL-1550EVM		
Drawn by: DRAWN_BY	Page Title: IOMUX		
Approved: APPROVER	Size: C	Document Number: SCH-29032 PDF-SPF-29032	Rev: B
Date: Wednesday, October 19, 2016	Sheet: 13		of 13