NOTICE:  BL2: v2.4(release):LSDK-21.08-0-g340b20bcb-dirty
NOTICE:  BL2: Built : 14:06:46, Jan 24 2022
NOTICE:  UDIMM                   
NOTICE:  DDR PMU Hardware version-0x1210
NOTICE:  DDR PMU Firmware vision-0x1001 (vA-2019.04)
NOTICE:  DDR4 UDIMM with 1-rank 64-bit bus (x8)

NOTICE:  4 GB DDR4, 64-bit, CL=11, ECC on
NOTICE:  BL2: Booting BL31
NOTICE:  BL31: v2.4(release):LSDK-21.08-0-g340b20bcb-dirty
NOTICE:  BL31: Built : 14:06:46, Jan 24 2022
NOTICE:  Welcome to lx2160ardb BL31 Phase


U-Boot 2021.04-00008-g5d9538a6a0-dirty (Jan 24 2022 - 14:06:21 +0800)

SoC:  LX2160AE Rev2.0 (0x87361020)
Clock Configuration:
       CPU0(A72):1900 MHz  CPU1(A72):1900 MHz  CPU2(A72):1900 MHz  
       CPU3(A72):1900 MHz  CPU4(A72):1900 MHz  CPU5(A72):1900 MHz  
       CPU6(A72):1900 MHz  CPU7(A72):1900 MHz  CPU8(A72):1900 MHz  
       CPU9(A72):1900 MHz  CPU10(A72):1900 MHz  CPU11(A72):1900 MHz  
       CPU12(A72):1900 MHz  CPU13(A72):1900 MHz  CPU14(A72):1900 MHz  
       CPU15(A72):1900 MHz  
       Bus:      600  MHz  DDR:      1600 MT/s
Reset Configuration Word (RCW):
       00000000: 4c434330 204c004c 00000000 00000000
       00000010: 00000000 0c010000 00000000 00000000
       00000020: 01a001a0 00002580 00000000 00000606
       00000030: 00000000 00000000 00000000 00000000
       00000040: 00000000 00000000 00000000 00000000
       00000050: 00000000 00000000 00000000 00000000
       00000060: 00000000 00000000 00027005 00000000
       00000070: 09870010 00150000
Model: NXP Layerscape LX2160ARDB Board
Board: LX2160AE Rev2.0-RDB, Board version: @, boot from SD
FPGA: v2.2
SERDES1 Reference: Clock1 = 100MHz Clock2 = 156.25MHz
SERDES2 Reference: Clock1 = 100MHz Clock2 = 100MHz
SERDES3 Reference: Clock1 = 100MHz Clock2 = 100MHz
board/freescale/common/vid.c: read_voltage_from_PXC(): vout: 798
VID: Core voltage after adjustment is at 798 mV
DRAM:  3.9 GiB
DDR    3.9 GiB (DDR4, 64-bit, CL=11, ECC on)
Using SERDES1 Protocol: 7 (0x7)
Using SERDES2 Protocol: 12 (0xc)
Using SERDES3 Protocol: 2 (0x2)
PCIe1: pcie@3400000 disabled
PCIe2: pcie@3500000 disabled
PCIe3: pcie@3600000 disabled
PCIe4: pcie@3700000 Root Complex: no link
PCIe5: pcie@3800000 Root Complex: no link
PCIe6: pcie@3900000 disabled
WDT:   Started with servicing (30s timeout)
MMC:   FSL_SDHC: 0
Loading Environment from MMC... *** Warning - bad CRC, using default environment

EEPROM: NXID v1
In:    serial_pl01x
Out:   serial_pl01x
Err:   serial_pl01x
SEC0:  RNG instantiated
Net:   
Warning: DPMAC3@xfi (eth0) using random MAC address - 32:f8:fd:89:3f:6f
eth0: DPMAC3@xfi, eth1: DPMAC4@xfi, eth2: DPMAC5@usxgmii, eth3: DPMAC6@usxgmii, eth4: DPMAC7@sgmii, eth5: DPMAC8@sgmii, eth6: DPMAC9@sgmii, eth7: DPMAC10@sgmii, eth8: DPMAC11@sgmii, eth9: DPMAC12@sgmii, eth10: DPMAC17@sgmii, eth11: DPMAC18@sgmii

MMC read: dev # 0, block # 20480, count 4608 ... 4608 blocks read: OK

MMC read: dev # 0, block # 28672, count 2048 ... 2048 blocks read: OK
crc32+ 
fsl-mc: Booting Management Complex ... SUCCESS
fsl-mc: Management Complex booted (version: 10.28.1, boot status: 0x1)
Hit any key to stop autoboot: 10  9  0 
=>