

Table of Contents	
2	Notes
3	DDR
4	IFC BUS
5	CPU MISC & MBED
6	ETHERNET RGMII & 1588
7	ETHERNET SGMII
8	SERDES & CLK
9	SDHC & USB
10	CPLD & DIP SW
11	CPU POWER
12	POWER SUPPLY (MISC)
13	POWER SUPPLY (CORE)
14	TWR-ELEV CON
15	LCD

Rev	Revision History
X1	TWR-LS1021A draft revision for interposer(P1010 to LS1021A) and LS1021A/LS1020A silicon
A	TWR-LS1021A first release for interposer(P1010 to LS1021A) and LS1021A/LS1020A silicon
B	<ol style="list-style-type: none"> Add 96MHz clock to SYSCLK. Connect 96MHz CLK to CLK12 by resistors. Change OpenSDA power supply from USB port. LVDD change to fixed 2.5V. Add J19, J20 to select UART1 or LPUART1 to K20 MCU.
C1	<ol style="list-style-type: none"> R291 change to pullup. Change R306 to DNP and R307 to be populated. Change U33 to QFN package and place near J12. Add C416 22pF near J12.4pin Change R305 to 200ohm. QSPI flash signal mux with NOR. LVDD&LVDD output support 2.5V/3.3V. Add Q1 to select LVDD&LVDD voltage. Add R398 external pullup for EVT0. Change Asleep LED driven circuit. Update MBED reset circuit Add TP4 for PORESET CPLD swap pins for layout
C2	<ol style="list-style-type: none"> De-populated C416. Change R399 to 82Kohm. *Note: revC2 is equal to revC1+TDA5025+TDA5014
D	<ol style="list-style-type: none"> Use LTC3561 replace LTC3080 LDO for USB HUB Add a cap location for QSPI D0
D1	<ol style="list-style-type: none"> Change C425(22pF) from DNP to populated.

Revisions			
Rev	Description	Date	Approved
X1	Original Release	Nov 11, 2013	TOM SUN
A	Formal Release	Jan 16, 2014	TOM SUN
B	For revB Release	Mar 24, 2014	TOM SUN
C1	For revC1 Release	May 20, 2014	TOM SUN
C2	For revC2 Release	Jul 30, 2014	TOM SUN
D	For revD Release	Aug 28, 2014	TOM SUN
D1	For revD1 Release	Oct 24, 2014	TOM SUN

Copyright 2014, by Freescale.

The enclosed files are for reference purposes only and are not warranted as to suitability for any other purposes.

Copyright Freescale, 1999-2014 ALL RIGHTS RESERVED

You are hereby granted a copyright license to use, modify the enclosed PCB layout and/or Schematics files, solely in conjunction with the development and marketing of your products which use and incorporate microprocessors which implement the PowerPC(TM) architecture manufactured by Freescale.


No licenses are granted by implication, estoppels or otherwise under any patents or trademarks of Freescale.

These files are provided on an "AS IS" basis and without warranty. To the maximum extent permitted by applicable law, FREESCALE DISCLAIMS ALL WARRANTIES WHETHER EXPRESS OR IMPLIED, INCLUDING IMPLIED WARRANTIES OF MECHANABILITY OR FITNESS FOR A PARTICULAR PURPOSE AND ANY WARRANTY AGAINST INFRINGEMENT WITH REGARD TO THE DESIGN FILES (INCLUDING ANY ANY MODIFIED VERSIONS THEREOF) AND ANY ACCOMPANYING WRITTEN MATERIALS.


To the maximum extent permitted by applicable law, IN NO EVENT SHALL FREESCALE BE LIABLE FOR ANY DAMAGES WHATSOEVER (INCLUDING WITHOUT LIMITATION, DAMAGES FOR LOSS OF BUSINESS PROFITS, BUSINESS INTERRUPTION, LOSS OF BUSINESS INFORMATION, OR OTHER PECUNIARY LOSS) ARISING OF THE USE OR INABILITY TO USE THESE DESIGN FILES.

Freescale assumes no responsibility for the maintenance and support of the PCB design files.



TWR-LS1021A

		Digital Networking Product Group 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to Freescale and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale.			
ICAP Classification:		FCP:	FLUC: PUBL: X
Designer: Paul Gan	Drawing Title: TWR-LS1021A		
Drawn by: Paul Gan	Page Title: COVER PAGE		
Approved: Tom Sun	Size C	Document Number SCH-28040 PDF: SPP-28040	Rev D1
Date: Friday, October 24, 2014		Sheet 1 of 15	



- Unless Otherwise Specified:
 All resistors are in ohms, 5%, 1/8 Watt
 All capacitors are in uF, 20%, 50V
 All voltages are DC
 All polarized capacitors are aluminum electrolytic
- Interrupted Lines coded with the same letter or letter combinations are electrically connected.
- Device type number is for reference only. The number varies with the manufacturer.
- Special signal usage:
 _B Denotes - Active-Low Signal
 \leftrightarrow or \square Denotes - Vectored Signals
- Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.



etTSEC2 SGMII2 PHY (addr:0)



etTSEC1 SGMII1 PHY (addr:2)



LED active High as bootstrap pins are pulled low.

LINK: Green-(left)
ACT: Yellow-(right)

























ICAP Classification: FCP: _____ FUC: _____ PUB: X

Drawing Title: **TWR-LS1021A**

Page Title: **ETHERNET SGMII**

Size C	Document Number SCH-28040 PDF: SPF-28040	Rev D1
--------	--	--------

Date: Friday, October 24, 2014 Sheet 7 of 15



CLK Genetor



FEL	F80	SYSCLK(MHz)
0	0	66.66
0	1	100
1	0	80
1	1	83.33

---LS1021A default---

freescale























ICAP Classification: FCP: FUIO: PUBL: X

Drawing Title: **TWR-LS1021A**


Page Title: **SERDES&CLK**


Size: Document Number: SCH-28040 PDF: SPF-28040 Rev D1


Date: Friday, October 24, 2014 Sheet 8 of 15




BVDD/DVDD/D1VDD/EVDD POWER (3.3)V @ 4A
OVDD/O1VDD/AVDD_CGA1/AVDD_PLAT/AVDD_D1 POWER (1.8)V @ 1A
+1.2V POWER (1.2)V @ 1A
+GVDD POWER (1.35)V @ 2A





AC ADAPTER SPECIFICATIONS
 DC Voltage Output: 5VDC
 Current Output: ~ 5A (depending on application)
 Polarity: 
 Inner Diameter: 2.1mm
 Outer Diameter: 5.5mm



	
ICAP Classification:	FCP: _____ FIOC: _____ PUBL: X
Drawing Title:	
TWR-LS1021A	
POWER SUPPLY (MISC)	
Page Title:	
Size C	Document Number SCH-28040 PDF: SPF-28040
Date: Friday, October 24, 2014	Sheet 12 of 15








CPU_VDD POWER (1.0)V @ 5A





freescale

ICAP Classification: FCP: FIUC: PUBI: X
 Drawing Title: TWR-LS1021A
 Page Title: TWR-ELEV Connectivity
 Size C Document Number SCH-28040 PDF: SPF-28040 Rev D1
 Date: Friday, October 24, 2014 Sheet 14 of 15



freescale

ICAP Classification: FCP: _____ FIUC: _____ PUBI: _____
 Drawing Title: **TWR-LS1021A**

Page Title: **LCD**

Size C	Document Number SCH-28040 PDF: SPF-28040	Rev D1
--------	--	--------

Date: Friday, October 24, 2014 1 Sheet 15 of 15