

# Test Report

**Overall Result: FAIL**

Test Configuration Details	
Device Description	
<b>Burst Triggering Method</b>	DQS-DQ Phase Difference
<b>LPDDR3</b>	No
<b>DDR3L</b>	Yes
<b>Test Mode</b>	Compliance
<b>Speed Grade</b>	DDR3L-1600
Test Session Details	
<b>Infiniium SW Version</b>	05.50.0021
<b>Infiniium Model Number</b>	DSO90604A
<b>Infiniium Serial Number</b>	MY51500109
<b>Application SW Version</b>	2.44.9007
<b>Debug Mode Used</b>	No
<b>Probe (Channel 1)</b>	Model: 1134A Serial: US49491073 Head: E2678A/B Atten: Calibrated (2 DEC 2016 12:15:52), Using Cal Atten (1.0025E+001) Skew: Calibrated (2 DEC 2016 12:16:01), Using Cal Skew
<b>Last Test Date</b>	2016-12-02 15:39:04 UTC +01:00

## Summary of Results

Test Statistics	
Failed	2
Passed	2
Total	4

Margin Thresholds	
Warning	< 2 %
Critical	< 0 %

Pass	# Failed	# Trials	Test Name	Actual Value	Margin	Pass Limits
✘	1	1	VIH.CA(AC)	760.580000000 mV	-6.1 %	VALUE >= VrefCA_Volt+AcLevels_CA_Volt V
✘	1	1	VIH.CA(DC)	760.580000000 mV	-0.8 %	VrefCA_Volt+DcLevels_Volt V <= VALUE <= VDD_Volt V
✔	0	1	VIL.CA(AC)	223.840000000 mV	58.5 %	VALUE <= VrefCA_Volt-AcLevels_CA_Volt V
✔	0	1	VIL.CA(DC)	219.730000000 mV	37.6 %	0.000000000000 V <= VALUE <= VrefCA_Volt-DcLevels_Volt V

## Report Detail

Next

**X** VIH.CA(AC)

Reference: JEDEC Standard No. 79-3-1A.01, Table 4

Test Summary: **FAIL** Test Description: AC Input Logic High

Pass Limits:  $\geq$  VrefCA\_Volt+AcLevels\_CA\_Volt V | **VIH.CA(AC)** 760.580000000 mV

### Result Details


**Worst VIH** (See image) | **NumOfMeas** 10.000 | **PUT** A0 | **PUT Src** Channel 1 | **Supporting Pin** N/A

**Supporting Pin Src** N/A | **PassLimit Min (VrefCA\_Volt+AcLevels\_CA\_Volt)** 810.000000000 mV

Trial 1

Trial 1: Worst VIH

Keysight Infiniium : Friday, December 02, 2016 3:38:50 PM



Next

**X** VIH.CA(DC)

Reference: JEDEC Standard No. 79-3-1A.01, Table 4

Test Summary: **FAIL** Test Description: DC Input Logic High

Pass Limits: [VrefCA\_Volt+DcLevels\_Volt V to VDD\_Volt V] | **VIH.CA(DC)** 760.580000000 mV

### Result Details

**Worst VIH** (See image) | **NumOfMeas** 10.000 | **PUT** A0 | **PUT Src** Channel 1 | **Supporting Pin** N/A


**Supporting Pin Src** N/A | **PassLimit Min (VrefCA\_Volt+DcLevels\_Volt)** 765.000000000 mV

**PassLimit Max (VDD\_Volt)** 1.350000000000 V

Trial 1

## Trial 1: Worst VIH

Keysight Infiniium : Friday, December 02, 2016 3:38:55 PM



Next

✓ VIL.CA(AC)

Reference: JEDEC Standard No. 79-3-1A.01, Table 4

Test Summary: Pass Test Description: AC Input Logic Low

Pass Limits:  $\leq$  VrefCA\_Volt-AcLevels\_CA\_Volt V VIL.CA(AC) 223.840000000 mV

## Result Details


Worst VIL (See image) NumOfMeas 10.000 PUT A0 PUT Src Channel 1 Supporting Pin N/A

Supporting Pin Src N/A PassLimit Max (VrefCA\_Volt-AcLevels\_CA\_Volt) 540.000000000 mV

## Trial 1

## Trial 1: Worst VIL

Keysight Infiniium : Friday, December 02, 2016 3:38:59 PM



Next

✓ VIL.CA(DC)

Reference: JEDEC Standard No. 79-3-1A.01, Table 4

Test Summary: Pass Test Description: DC Input Logic Low

Pass Limits: [0.000000000000 V to VrefCA\_Volt-DcLevels\_Volt V] VIL.CA(DC) 219.730000000 mV

**Result Details**

<b>Worst VIL</b> (See image)	<b>NumOfMeas</b> 10.000	<b>PUT</b> A0	<b>PUT Src</b> Channel 1	<b>Supporting Pin</b> N/A
------------------------------	-------------------------	---------------	--------------------------	---------------------------

<b>Supporting Pin Src</b> N/A	<b>PassLimit Max (VrefCA_Volt-DcLevels_Volt)</b> 585.000000000 mV
-------------------------------	---

**Trial 1**

Trial 1: Worst VIL

Keysight Infiniium : Friday, December 02, 2016 3:39:04 PM

