LS1043A Design Checklist

1 About this document

This document provides recommendations for new designs based on the LS1043A/LS1023A, which is a cost-effective, power-efficient, and highly integrated system-on-chip (SoC) design that extends the reach of the NXP Value Performance line of QorIQ communications processors.

This document can also be used to debug newly-designed systems by highlighting those aspects of a design that merit special attention during initial system start-up.

NOTE

This document applies to the LS1043A and LS1023A. For a list of functionality differences, see the appendixes in LS1043A/ LS1023A QorIQ Integrated Multicore Communications Processor Reference Manual.

2 Before you begin

Ensure you are familiar with the following NXP collateral before proceeding:

Contents

1	About this document	1
2	Before you begin	1
3	Simplifying the first phase of design	2
4	Power design recommendations	5
5	Interface recommendations	14
6	Thermal	63
7	Revision history	





- LS1043A QorIQ Advanced Multicore Processor (LS1043A)
- LS1023A QorIQ Advanced Multicore Processor (LS1023A)

3 Simplifying the first phase of design


Before designing a system with the chip, it is recommended that the designer be familiar with the available documentation, software, models, and tools.


This figure shows the major functional units within the LS1043A chip.





This figure shows the major functional units within the LS1023A chip.





3.1 Recommended resources

This table lists helpful tools, training resources, and documentation, some of which may be available only under a nondisclosure agreement (NDA). Contact your local field applications engineer or sales representative to obtain a copy.

ID	Name	Location
	Related collateral	
LS1043ACE	LS1043AChip Errata NOTE: This document describes the latest fixes and workarounds for the chip. It is strongly recommended that this document be thoroughly researched prior to starting a design with the chip.	Contact your NXP representative
LS1043A	LS1043A/LS1023A QorIQ Integrated Multicore Processor Data Sheet	Contact your NXP representative
QorlQ LS1043A - Fact Sheet	LS1043A Fact Sheet	Contact your NXP representative
LS1043ARM	LS1043A/LS1023A Integrated Multicore Processor Family Reference Manual	Contact your NXP representative
QorlQ LS1043A Product Brief	LS1043A/LS1023A Product Brief	

Table continues on the next page ...

ID	Name	Location
AN5125	Introduction to Device Trees - Application note	
	Core Reference Manual	Contact your NXP representative
AN4871	Assembly Handling and Thermal Solutions for Lidless Flip Chip Ball Grid Array Packages	www.nxp.com
	QorIQ P1xxx series to LS1043A Migration Guide - Application Note	www.nxp.com
	Hardware and Layout Design Considerations for DDR4 SDRAM Memory Interfaces - Application Note	www.nxp.com
	Software tools	
	CodeWarrior Development Software for ARM® v8 64-bit based QorIQ LS- Series Processors	www.nxp.com
	Software Development Kit for LS1043A	www.nxp.com
	Hardware tools	
	CodeWarrior TAP	www.nxp.com
	QorIQ LS Processor Probe Tips for CodeWarrior TAP	www.nxp.com
	QorIQ LS1043A reference design board	www.nxp.com
	Models	
IBIS	To ensure first path success, NXP strongly recommends using the IBIS models for board-level simulations, especially for SerDes and DDR characteristics.	Contact your NXP representative
BSDL	Use the BSDL files in board verification.	Contact your NXP representative
Flotherm	Use the Flotherm model for thermal simulation. Especially without forced cooling or constant airflow, a thermal simulation should not be skipped.	Contact your NXP representative
	Available training	
-	Our third-party partners are part of an extensive alliance network. More information can be found at www.NXP.com/alliances.	www.nxp.com/alliances
-	Training materials from past Smart Network Developer's Forums and NXP Technology Forums (FTF) are also available at our website. These training modules are a valuable resource for understanding the chip.	www.nxp.com/alliances

Table 1. Helpful tools and references (continued)

3.2 Product revisions

This table lists the System Version Register (SVR) and ARM Core main ID register (TRCIDR1) values for the various chip silicon derivatives.

Part	Device Revision	ARM® Cortex®-A53 MPCore Processor Revision	ARM Core Main ID Register	System Version Register Value	Note
LS1043A	1.0	r0p4	0x4100_0404h	0x8792_0110h	Without Security
LS1043AE	1.0	r0p4	0x4100_0404h	0x8792_0010h	With Security
LS1023AE	1.0	r0p4	0x4100_0404h	0x8792_0810h	Without Security
LS1023A	1.0	r0p4	0x4100_0404h	0x8792_0910h	With Security

Table 2. Chip product revisions

4 Power design recommendations

4.1 Power pin recommendations

Signal name	Signal type	Used	Not used	Completed
AV _{DD} _CGA1	I	Power supply for cluster group A PLL 1 supply (1.8 V through a filter)	Must remain powered	
AV _{DD} _CGA2	I	Power supply for cluster group A PLL 2 supply (1.8 V through a filter)	Must remain powered	
AV _{DD} _D1	I	Power supply for DDR1 PLL (1.8 V through a filter)	Must remain powered	
AV _{DD} _PLAT	I	Power supply for Platform PLL (1.8 V through a filter)	Must remain powered	
AV _{DD} _SD1_PLL1	I	Power supply for SerDes1 PLL 1 (SerDes, filtered from X1VDD) (1.35 V)	Must remain powered (no need to filter from X1VDD)	
AV _{DD} _SD1_PLL2	I	Power supply for SerDes1 PLL 2 (SerDes, filtered from X1VDD) (1.35 V)	Must remain powered (no need to filter from X1VDD)	
V _{DD}	I	Core and platform supply voltage (1.0 V)		

Table 3. Power and ground pin termination checklist

Table continues on the next page ...

Signal name	Signal type	Used	Not used	Completed
S1V _{DD}	I	Core power supply for the SerDes logic transceiver	Must remain powered	
EV _{DD}	1	eSDHC[0-3]/CLK/CMD, GPIO2,LPUART2_CTS_B,LPUART2_RTS_B, LPUART3,LPUART5, LPUART6, FTM4_CH6/7,FTM4_EXTCLK/FAULT/QD_PHA/ QD_PHB (3.3 V / 1.8V)	Must remain powered	
DV _{DD}	I	DUART1/2, I2C, DMA, QE, LPUART1,LPUART2_SOUT/ SIN, LPUART4, GPIO1, GPIO4,GIC (IRQ 3/4/5/6/7/8/9/10), FTM 3/8, USB Control(DRVVBUS, PWRFAULT), FTM4_CH0/1/2/3/4/5 (3.3 V / 1.8 V)	Must remain powered	
G1V _{DD}	I	Power supply for the DDR3L/DDR4 (1.35 V / 1.2 V)	Must remain powered	
TV _{DD}	Ι	Ethernet management interface 2 (EMI2) (1.2 V / 1.8 V / 2.5 V)	Must remain powered	
LV _{DD}	Ι	Ethernet Interface 1/2, Ethernet management interface 1 (EMI1), TSEC_1588, GPIO1, GPIO3,FTM1/2, GIC (IRQ11) (2.5 V/1.8 V)	Must remain powered	
OV _{DD}	1	IFC, SPI, GIC (IRQ 0/1/2), Temper_Detect, System control and power management, SYSCLK,DDR_CLK, DIFF_SYSCLK, GPIO2, GPIO1,eSDHC[4-7]/VS/ DAT123_DIR/DAT0_DIR/CMD_DIR/SYNC), Debug, SYSCLK, JTAG, RTC, FTM5/6/7,POR signals (1.8 V)	Must remain powered	
X1VDD	I	Pad power supply for the SerDes transceiver (1.35 V)	Must remain powered	
TA_PROG_SFP	I	Should only be supplied 1.8V during secure boot program normal operation, this pin needs to be tied to GND.	ming. For	
PROG_MTR	I	Should only be supplied 1.8V during secure boot program normal operation, this pin needs to be tied to GND.	ming. For	
FA_VL	-	This pin must be pulled to GND	-	
TA_BB_VDD	-	Low power security monitor supply. This signal should be connected to 1.0 V always on supply.	This signal should be connected to 1.0 V switchable supply.	
TH_V _{DD}	I	Reserved. Thermal monitor unit supply (1.8 V)	Must remain powered	
USB_HV _{DD}	I	USB PHY Transceiver supply (3.3 V)	Must remain powered (No	
			need to add filter)	

 Table 3. Power and ground pin termination checklist (continued)

Table continues on the next page...

Signal name	Signal type	Used	Not used	Completed
USB_SDV _{DD}	I	Analog and Digital HS supply for USBPHY	Must remain powered (No need to add filter)	
USB_SV _{DD}	I	Analog and Digital SS supply for USBPHY	Must remain powered (No need to add filter)	
SENSEVDD	0	V _{DD} sense pin	Do not connect. This pins should be left floating.	
GND	I	Ground	Tie to GND	
SENSEGND	0	GND sense pin	Do not connect. This pins should be left floating.	
SD_GND	I	GND pin for SerDes and PLL supplies.	Tie to GND	

Table 3. Power and ground pin termination checklist (continued)

4.2 **Power system-level recommendations**

Table 4. Power design system-level checklist

Item	Completed
General	
Ensure that the ramp rate for all voltage supplies (including OV_{DD} , DV_{DD} , $G1V_{DD}$, $S1V_{DD}$, $X1V_{DD}$, LV_{DD} , EV_{DD} , TV_{DD} , OV_{DD} all core and platform VDD supplies, D1_MVREF and all AVDD supplies.) follows the recommendations as mentined in "Power-on ramp rate" table in datasheet.	
Ensure that VDD nominal voltage supply is set for 1.0 V with voltage tolerance of +/- 30 mV from the nominal VDD value.	
Ensure that all other power supplies have a voltage tolerance as specified in "Recommended operating conditions in datasheet. ^{, 1}	
Ensure that power supply is selected based on MAXIMUM power dissipation. ¹	
Ensure the thermal design is based on THERMAL power dissipation. ¹	
Ensure the power-up sequence is within 75 ms. ¹	
Use large power planes to the extent possible.	
Ensure the PLL filter circuit is applied to AV _{DD} _PLAT, AV _{DD} _CGA1, AV _{DD} _CGA2, AV _{DD} _D1.	

Table continues on the next page ...

Table 4. Power design system-level checklist (continued)

Item	Completed
If SerDes is enabled, ensure the PLL filter circuit is applied to the respective AV _{DD} _SD1_PLL1, AV _{DD} _SD1_PLL2. Otherwise, a filter is not required. Even if an entire SerDes module is not used, the power is still needed to the AV _{DD} pins. However, instead of using a filter, it needs to be connected to the XV _{DD} rail through a zero Ω resistor.	
Ensure the PLL filter circuits are placed as close to the respective AV _{DD} _SD1_PLL1, AV _{DD} _SD1_PLL2 pin as possible.	
Power supply decoupling	
Provide sufficiently-sized power planes for the respective power rail. Use separate planes if possible; split (shared) planes if necessary. If split planes are used, ensure that signals on adjacent layers do not cross splits. Avoid splitting ground planes at all costs.	
Place at least one decoupling capacitor of 0.1μ F (SMT ceremic chip) at each V _{DD} , OV _{DD} , DV _{DD} , G1V _{DD} , S1V _{DD} , X1V _{DD} , LV _{DD} , EV _{DD} , and TV _{DD} pin of this chip	
It is recommended that the decoupling capacitors receive their power from separate V_{DD} , OV_{DD} , DV_{DD} , $G1V_{DD}$, $S1V_{DD}$, $X1V_{DD}$, LV_{DD} , EV_{DD} , and TV_{DD} and GND planes in the PCB, utilizing short traces to minimize inductance.	
Capacitors may be placed directly under the chip using a standard escape pattern, and others may surround the part.	
Ensure these capacitors have a value of at least 0.1μ F. Recommended 0201.	
Only use ceramic surface-mount technology (SMT) capacitors to minimize lead inductance, preferably 0402 or 0603.	
Distribute several bulk storage capacitors around the PCB, feeding the V_{DD} and other planes (for example, DV_{DD} , EV_{DD} , LV_{DD} , and $G1V_{DD}$), to enable quick recharging of the smaller chip capacitors.	
Ensure the bulk capacitors have a low equivalent series-resistance (ESR) rating to ensure the quick response time necessary.	
Ensure the bulk capacitors are connected to the power and ground planes through two vias to minimize inductance.	
Ensure you work directly with your power regulator vendor for best values and types of bulk capacitors. The capacitors need to be selected to work well with the power supply to be able to handle the chip's power requirements. ² Most regulators perform best with a mix of ceramic and very low ESR Tantalum type capacitors.	
As a guideline for customers and their power regulator vendors, Freescale recommends that these bulk capacitors be chosen to maintain the positive transient power surges to less than +50 mV (negative transient undershoot should comply with specification -30mV) for current steps of up to 2A with a slew rate of $1.5A/\mu s$ (10 A with a slew rate of $12A/\mu s$).	
Additional power supply decoupling	
Use only SMT capacitors to minimize inductance.	
Connections from all capacitors to power and ground must be done with multiple vias to further reduce inductance.	
Ensure the board has at least one 0.1 μ F SMT ceramic chip-capacitor as close as possible to each supply ball of the chip (S1V _{DD} , X1V _{DD})	
Where the board has blind vias, ensure these capacitors are placed directly below the chip supply and ground connections.	
Where the board does not have blind vias, ensure these capacitors are placed in a ring around the chip as close to the supply and ground connections as possible.	
For all SerDes supplies: Ensure there is a 1-µF ceramic chip capacitor on each side of the chip.	

Table continues on the next page ...


Table 4. Power design system-level checklist (continued)

Item	Completed
For all SerDes supplies: Ensure there is a $10-\mu$ F, low equivalent series resistance (ESR) SMT tantalum chip capacitor and a $100-\mu$ F, low ESR SMT tantalum chip capacitor between the device and any SerDes voltage regulator.	
PLL power supply filtering ³	
Provide independent filter circuits per PLL power supply, as illustrated in this figure.	
1.8 V source \bigcirc R $C1 - C2$ $AV_{DD}PLAT, AV_{DD}D1$ $AV_{DD}CGA1, AV_{DD}CGA2$	
Low-ESL surface-mount capacitors	
GND	
 R = 5 Ω ± 5% C1 = 10 μF ± 10%, 0603, X5R, with ESL ≤ 0.5 nH C2 = 1.0 μF ± 10%, 0402, X5R, with ESL ≤ 0.5 nH Low-ESL surface-mount capacitors NOTE: A higher capacitance value for C2 may be used to improve the filter as long as the other C2 parameters do not change (0402 body, X5R, ESL ≤ 0.5 nH). NOTE: Voltage for AV _{DD} is defined at the input of the PLL supply filter and not the pin of AV _{DD} .	
Ensure filter circuits use surface mount capacitors with minimum effective series inductance (ESL).	
Place each circuit as close as possible to the specific AV _{DD} pin being supplied to minimize noise coupled from nearby circuits.	
 NOTE: If done properly, it is possible to route directly from the capacitors to the AV_{DD} pin, which is on the periphery of the 621 (or 780) FC-PBGA footprint, without the added inductance of vias. NOTE: It is recommended that an area fill or power plane split be provided to provide a low-impedance profile, which helps keep nearby crosstalk noise from inducing unwanted noise. 	
Ensure each of the PLLs is provided with power through independent power supply pins (AV_{DD} _CGA1, AV_{DD} _CGA2, AV_{DD} _PLAT, AV_{DD} _D1, AV_{DD} _SD1_PLL1, and AV_{DD} _SD1_PLL2, respectively).	
For maximum effectiveness, ensure the filter circuit is placed as close as possible to the AV _{DD} _SD1_PLLn ball to ensure it filters out as much noise as possible.	
Ensure the ground connection is near the AV _{DD} _SD1_PLLn ball. The 0.003- μ F capacitor is closest to the ball, followed by a 4.7- μ F capacitor and 47- μ F capacitor, and finally the 0.33- Ω resistor to the board supplyplane.	
To ensure stability of the internal clock, ensure the power supplied to the PLL is filtered using a circuit similar to the one shown in this figure.	
 AV_{DD}_SD1_PLL<i>n</i> should be a filtered version of X1V_{DD}. Signals on the SerDes interface are fed from the X1V_{DD} power plane. It is recommended that an area fill or power plane split be provided for both AV_{DD} and AGND to provide a low-impedance profile, which helps keep nearby crosstalk noise from inducing unwanted noise. Voltage for AV_{DD}_SD1_PLL<i>n</i> is defined at the PLL supply filter and not the pin of AV_{DD}_SD1_PLL<i>n</i>. 	
 A 47 μF 0805 XR5 or XR7, 4.7 μF 0603, and 0.003 μF 0402 capacitor are recommended. The size and material type are important. A 0.33 Ω ± 1% resistor is recommended. Caution: These filters are a necessary extension of the PLL circuitry and are compliant with the device specifications. Any deviation from the recommended filters is done at the user's risk. 	
Table continues on the next page	

Table 4. Power design system-level checklist (continued)

Item	Completed
0.33 Ω X1V _{DD} AV _{DD} _SD1_PLLn	
$\begin{array}{c} \mathbf{X} 1 \mathbf{V} \mathbf{D} \mathbf{D} \mathbf{O} \\ \mathbf{H} \mathbf{V} \mathbf{D} \mathbf{D} \mathbf{U} \mathbf{U} \mathbf{D} \mathbf{U} \mathbf{U} \mathbf{U} \mathbf{U} \mathbf{U} \mathbf{U} \mathbf{U} U$	
SD_GND	
Caution : These filters are a necessary extension of the PLL circuitry and are compliant with the device specifications. Any deviation from the recommended filters is done at the user's risk.	
Ensure the capacitors are connected from AV _{DD} _SD1_PLLn to the ground plane.	
Use ceramic chip capacitors with the highest possible self-resonant frequency. All traces should be kept short, wide, and direct.	
Ensure AV _{DD} SD1_PLLn is a filtered version of X1V _{DD}	
Ensure that signals on the SerDes interface are fed from the X1V _{DD} power plane.	
$S1V_{DD}$ should be supplied by a linear regulator and needs a nominal voltage of 1.0V. An example solution for $S1V_{DD}$ filtering, where $S1V_{DD}$ is sourced from a linear regulator, is shown in the following figure. The component values in this example filter are system-dependent and are still under characterization, so component values may need adjustment based on the system or environment noise.	
Where:	
 C1 = 0.003 µF ± 10%, X5R, with ESL ≤ 0.5 nH C2 and C3 = 2.2 µF ± 10%, X5R, with ESL ≤ 0.5 nH F1 and F2 = 120 Ω at 100 MHz 2A 25% 0603 Ferrite (for example, Murata BLM18KG121TN1) Bulk and decoupling capacitors are added, as needed, per power supply design. 	
Linear regulator output F2 C3 C2 C1 Bulk and decoupling capacitors GND	
NOTE: See section "Power-on ramp rate" in the applicable chip data sheet for maximum SnV _{DD} power-up	
ramp rate. NOTE: There must be enough output capacitance or a soft-start feature to assure the ramp-rate requirement is met. NOTE: The ferrite beads should be placed in parallel to reduce voltage droop.	
NOTE: Besides a linear regulator, a low-noise-dedicated switching regulator can be used. 10 mVp-p, 50 kHz-500 MHz is the noise goal.	
$X1V_{DD}$ may be supplied by a linear regulator or sourced by a filtered $G1V_{DD}$. Systems may design-in both options to allow flexibility to address system noise dependencies. However, for initial system bring-up, the linear regulator option is highly recommended. An example solution for XnV_{DD} filtering, where XnV_{DD} is sourced from a linear regulator, is shown in the following figure. The component values in this example filter are system-dependent and are still under characterization, so component values may need adjustment based on the system or environment noise.	
Where:	
 C1 = 0.003 μF ± 10%, X5R, with ESL ≤ 0.5 nH C2 and C3 = 2.2 μF ± 10%, X5R, with ESL ≤ 0.5 nH F1 and F2 = 120 Ω at 100 MHz 2A 25% 0603 Ferrite (for example, Murata BLM18KG121TN1) Bulk and decoupling capacitors are added, as needed, per power supply design. 	
	I





Power design recommendations

- 1. See the applicable chip data sheet for more details.
- 2. Suggested bulk capacitors are 100-330 µF (AVX TPS tantalum or Sanyo OSCON).
- 3. The PLL power supply filter circuit filters noise in the PLLs' resonant frequency range from 500 kHz-10 MHz.

4.3 Power-on reset recommendations

Various chip functions are initialized by sampling certain signals during the assertion of PORESET_B. These power-on reset (POR) inputs are pulled either high or low during this period. While these pins are generally output pins during normal operation, they are treated as inputs while PORESET_B is asserted. When PORESET_B de-asserts, the configuration pins are sampled and latched into registers, and the pins then take on their normal output circuit characteristics.

Table 5. Power-on reset system-level checklist

	Item	Completed					
Ensure F	Ensure PORESET_B is asserted for a minimum of 1 ms.						
Ensure H	HRESET_B is asserted for a minimum of 32 SYSCLK cycles.						
	where a configuration pin has no default, use a 4.7 k Ω pull-up or pull-down resistor for appropriate ation of the pin.						
similar d begin to configura SYSCLK afterward	Optional: An alternative to using pull-up and pull-down resistors to configure the POR pins is to use a PLD or similar device that drives the configuration signals to the chip when HRESET_B is asserted. The PLD must begin to drive these signals at least four SYSCLK cycles prior to the de-assertion of PORESET_B (PLL configuration inputs must meet a 100 µs set-up time to HRESET_B), hold their values for at least two SYSCLK cycles after the de-assertion of PORESET_B, and then release the pins to high impedance afterward for normal device operation NOTE: See the applicable chip data sheet for details about reset initialization timing specifications.						
	Configuration settings						
Ensure t	he settings in Configuration signals sampled at reset are selected properly.						
	IOTE: See the applicable chip reference manual for a more detailed description of each configuration option.						
	Power sequencing						
	o requires that its power rails be applied in a specific sequence in order to ensure proper device n. Please refer to "QorlQ LS1043A, LS1023A Data Sheet" for details.						

4.3.1 Configuration signals sampled at reset

The signals that serve alternate functions as configuration input signals during system reset are summarized in this table.

Reset configuration signals are sampled at the negation of PORESET_B. However, there is a setup and hold time for these signals relative to the rising edge of PORESET_B, as described in the chip's data sheet document.

The reset configuration signals are multiplexed with other functional signals. The values on these signals during reset are interpreted to be logic one or zero, regardless of whether the functional signal name is defined as active-low. The reset configuration signals have internal pull-up resistors so that if the signals are not driven, the default value is high (a one), as shown in the table. Some signals must be driven high or low during the reset period. For details about all the signals that require external pull-up resistors, see the applicable device data sheet.

Configuration Type	Functional Pins	Comments
Reset configuration word (RCW) source inputs cfg_rcw_src[0:8]	IFC_AD[8:15] IFC_CLE	They must be set to one of the valid options. The 512 bit RCW word has all the necessary configuration information for the chip. If there is no valid RCW in the external memory, it can be programmed using the Code Warrior or other programmer. The JTAG configuration files can be used in the following situations: • target boards that do not have RCW already programmed • new board bring up • recovering boards with blank or damaged flash
IFC external transceiver enable polarity select (cfg_ifc_te)	IFC_TE	Default is "1"
DRAM type select (cfg_dram_type)	IFC_A[21]	Default is DDR3L. This reset configutation pin selects the porper I/O voltage: DDR3L=1.35V or DDR4=1.2V. Ensure the selection value that matches the DDR type used on board.
General-purpose input (cfg_gpinput[0:7])	IFC_AD[0:7]	Default "1111 1111", values can be application defined
"Single Oscillator Source" clock select. This field selects between SYSCLK (Single ended) and DIFF_SYSCLK/ DIFF_SYSCLK_B (differential) inputs. (cfg_eng_use0)	IFC_WE0_B	0=DIFF_SYSCLK/ DIFF_SYSCLK_B(differential) 1=SYSCLK (single ended) Default selection is single ended SYSCLK; "1"
"Single Oscillator Source" clock. This field indicates whether on-chip LVDS termination for differential clock is enabled or disabled. configuration (cfg_eng_use1)	IFC_OE_B	0 = Disabled (MUST make sure that External termination pads of DIFF_SYSCLK/DIFF_SYSCLK_B have proper termination) 1 = Enabled (default) Default is "1". It is recommened to keep provision for optional pull-down resistor on board.
"Single Oscillator Source" clock configuration (cfg_eng_use2)	IFC_WP0_B	Default is "1". Reserved. It is recommened to keep provision for optional pull-down resistor on board.

Table 6. LS1043A reset configuration signals

NOTE

1. The hardcoded RCW can be used as an alternative method for initial board bring up when there is no valid RCW in the external memory. For more information, see the hardcoded RCW table below.

Interface recommendations

This table shows the some basic hardcoded RCW values. For details please refer to LS1043A Reference Manual.

	Harcoded RCW					
cfg_rcw_src[0:8]	9'b0_1001_1010 (0x9A)	9'b0_1001_1110 (0x9E)				
SYSCLK (MHz)	66	100				
DDRCLK (MHz)	100	100				
	PLL configuration					
SYS_PLL_RAT	4:1	3:1				
RCW[2:6]	5'd4	5'd3				
MEM_PLL_RAT	13:1	13:1				
RCW[10:15]	6'd13	6'd13				
CGA_PLL1_RAT	18:1	12:1				
RCW[26:31]	6'd18	6'd12				
CGA_PLL2_RAT	15:1	10:1				
RCW[34:39]	6'd15	6'd10				
C1_PLL_SEL	CGA_PLL1 / 1	CGA_PLL1 / 1				

 Table 7.
 Hardcoded RCW values

If a new board is using a blank flash and flash is the source of RCW, then the all 0xff value from flash for RCW will put the device in an unknown state.

There are two methods to work around this problem:

1. Put switches on cfg_rcw_src signals to choose hardcoded RCW(0x9A, 0x9E).

2. Use CodeWarrior tool from Freescale to override RCW."

5 Interface recommendations

5.1 DDR controller recommendations

LS1043A/LS1023A supports DDR3L(1.35V) and DDR4(1.2V) SDRAM

The memory interface controls main memory accesses. The interface supports 32 bit data access.

5.1.1 DDR controller pin termination recommendations Table 8. DDR controller pin termination checklist

Signal	Signal Name ¹		Used	Not used	Completed
DDR3L Signal	DDR4 Signal	type			
D1_MA[13:00]	D1_MA[13:00]	0	Must be properly terminated to	These pins can be left	
D1_MA[14]	D1_MBG1		VTT	unconnected.	
D1_MA[15]	D1_MACT_B				

Table continues on the next page ...

Signal Name ¹		I/O	Used	Not used	Completed		
DDR3L Signal	DDR4 Signal	type					
D1_MBA[0:1] D1_MBA[2]	D1_MBA[0:1] D1_MBG0	0	Must be properly terminated to VTT	These pins can be left unconnected.			
D1_MCK[0:1]/D	01_MCK[0:1]_B	0	These pins must be properly terminated.	These pins may be left unconnected.			
D1_MC	KE[0:1]	0	Must be properly terminated to VTT These pins are actively driven	These pins can be left unconnected.			
			during reset instead of being released to high impedance.				
D1_MCS	S[0:3]_B	0	Must be properly terminated to VTT	These pins can be left unconnected.			
D1_ME	9IC[0:1]	I/O	 These pins are used for automatic calibration of the DDR3L/DDR4 IOs. The MDIC[0:1] pins must be connected to 162Ω precision 1% resistors. MDIC[0] is grounded through a 162Ω precision 1% resistor and MDIC[1] is connected to GV_{DD} through a 162Ω precision 1% resistor. For either full- or half- driver strength calibration of DDR IOs, use the same MDIC resistor value of 162 Ω. The memory controller register setting can be used to determine if automatic calibration is done to full- or half-drive strength. 	These pins can be left unconnected.			
	D1_MDM[0:3], O D1_MDM[8]		-	These pins can be left unconnected.			
	D1_MDQ[0:32]				-	These pins can be left unconnected.	
D1_MDQS[0:3]/D D1_MDQS[8]/D		I/O	-	These pins can be left unconnected.			
D1_ME	CC[0:3]	I/O	-	These pins can be left unconnected.			
D1_MAPAR_ERR _B	D1_MALERT_B	0	This pin is an open drain output from registered DIMMs. Ensure that a 2-10 k Ω pull-up to G1V _{DD} is present on this pin.	This pin should be pulled up.			

 Table 8. DDR controller pin termination checklist (continued)

Table continues on the next page...

Signal Name¹

orginal			Osed	Not used	
DDR3L Signal	DDR4 Signal	type			
D1_MAPAR			If the controller supports the optional MAPAR and MAPAR_ERR signals, ensure that they are hooked up as follows: • MAPAR_OUT (from the controller) => PAR_IN (at the RDIMM) • ERR_OUT (from the RDIMM) =>	This pin can be left unconnected.	
			MAPAR_ERR (at the controller)		
D1_MODT[0:1]			Ensure the MODT signals are connected correctly. Two dual ranked DIMMs topology is not supported on LS1043A.	These pins can be left unconnected.	
			For a single, dual-ranked DIMM, consider the following connections		
			 MODT(0), MCS(0), MCKE(0) MODT(1), MCS(1), MCKE(1) 		
			For quad-ranked DIMMS, it is recommended to obtain a data sheet from the memory supplier to confirm required signals. But in general, each controller needs MCS(0:3), MODT(0:1), and MCKE(0:1) connected to the one quad-ranked DIMM.		
			These pins are actively driven during reset instead of being released to high impedance.		
D1_MI	RAS_B	0	Must be properly terminated to VTT	This pin can be left unconnected.	
D1_M0	CAS_B	0	Must be properly terminated to VTT	This pin can be left unconnected.	
D1_M	WE_B	0	Must be properly terminated to VTT	This pin can be left unconnected.	
D1_MVREF	DDR4 Vref is provided internally, the external vref signal needs to be grounded when using DDR4 SDRAM	I	DDR reference voltage: 0.49 x GV_{DD} to 0.51 x $G1V_{DD}$. D1_MVREF can be generated using a divider from $G1V_{DD}$ as MVREF. Another option is to use supplies that generate $G1V_{DD}$, VTT, and D1_MVREF voltage. These methods help	This pin must be connected to GND.	

Table 8. DDR controller pin termination checklist (continued)

Not used

Completed

I/O Used

reduce differences between

Signal Name ¹		1/0	I/O Used	Not used	Completed
DDR3L Signal	DDR4 Signal	type			
			G1V _{DD} and MVREF. D1_MVREF generated from a separate regulator is not recommended, because D1_MVREF does not track G1V _{DD} as closely.		

Table 8. DDR controller pin termination checklist

1. DDR3L signals are muxed with DDR4 signals and shown in this table

5.1.2 DDR system-level recommendations

Table 9. DDR system-level checklist

Item	Completed
General	
DDR3L /DDR4 mode selection is through por-config signal cfg_dram_type. Ensure that the pin is configured correctly as per the DDR mode. Setting DDR4 mode while applying GVdd=1.35V can lead to damage of IO's.	
Data Bus inversion (DBI) signals are muxed on Data Mask (D1_MDM) signals and are optional function for DDR4. Only one function can be used at a time.	
PORESET_B assertion should also reset SDRAM Memory.	

NOTE

- 1. Stacked memory for DDR4 are not supported
- 2. DDR4 RDIMM are not supported.
- 3. For devices with 4 ECC pins, ensure to connect one of the ECC pins to the Prime DQ of ECC DRAM.

5.2 IFC pin termination recommendations

Table 10. IFC pin termination checklist

Signal name	I/O type	Used	Not used	Completed	
IFC_A[16:20]	0	up, driven high, If these pins are	hese pins must not be pulled down during power-on reset. It may be pulled b, driven high, or if there are no externally connected devices, left in tristate. these pins are connected to a device that pulls down during reset, an kternal pull-up is required to drive these pins to a safe state during reset.		
IFC_A[21]		FET that is enabled is designed such However, if the s	et configuration pin. It has a weak (~20 k Ω) internal pull-up P- oled only when the processor is in its reset state. The pull-up n that it can be overpowered by an external 4.7 k Ω resistor. signal is intended to be high after reset, and if there is any et that might pull down the value of the net at reset, a pull-up s needed.		

Table continues on the next page ...

Signal name	I/O type	Used	Not used	Completed	
IFC_A[22:27]	I/O	Connect as needed.	These pins can be left unconnected.		
IFC_AD[0:15]	I/O	pull-up P-FET these pull-ups a 4.7 k Ω resistor. there is any dev	These pins are reset configuration pins. They have a weak (~20 k Ω) internal pull-up P-FET that is enabled only when the processor is in its reset state. These pull-ups are designed such that it can be overpowered by an external 4.7 k Ω resistor. However, if the signal is intended to be high after reset, and if here is any device on the net that might pull down the value of the net at reset, a pull-up or active driver is needed.		
IFC_PAR[0:1]	I/O	Connect as needed.	These pins can be left unconnected.		
IFC_CS[0:3]_B	0	Recommend weak pull-up resistors (2–10 $k\Omega$) be placed on these pins to OV _{DD} .	These pins can be left unconnected.		
IFC_WE[0]_B	0		reset configuration pins, they have a weak (~20 k Ω) internal		
IFC_OE_B	0		hat is enabled only when the processor is in its reset state. -ups are designed such that it can be overpowered by an		
IFC_WP[0]_B	0	external 4.7 kΩ	nal 4.7 k Ω resistor. However, It is recommended to keep a provision for nal pull-up and pull-down resistor on board.		
IFC_PERR_B	0	Connect as needed.	These pins can be left unconnected.		
IFC_BCTL	0	Connect as needed.	This pin can be left unconnected.		
IFC_TE	0	FET that is enabled is designed such However, if the	et configuration pin. It has a weak (~20 k Ω) internal pull-up P- oled only when the processor is in its reset state. This pull-up h that it can be overpowered by an external 4.7 k Ω resistor. signal is intended to be high after reset, and if there is any et that might pull down the value of the net at reset, a pull-up s needed.		
IFC_NDDQS	I/O	Connect as needed.	This pin can be left unconnected.		
IFC_AVD	0	driven high, or if this pin is conne	ot be pulled down during power-on reset. It may be pulled up, there are no externally connected devices, left in tristate. If ected to a device that pulls down during reset, an external pull- o drive this pin to a safe state during reset.		
IFC_CLE	0	FET that is enables is designed such However, if the	et configuration pin. It has a weak (~20 k Ω) internal pull-up P- oled only when the processor is in its reset state. This pull-up h that it can be overpowered by an external 4.7 k Ω resistor. signal is intended to be high after reset, and if there is any et that might pull down the value of the net at reset, a pull-up s needed.		
IFC_RB[0:1]_B	I	These pins should be pulled high through a 1 k Ω resistor to OV_{DD} .	These pins should be pulled high through a 1 $k\Omega$ resistor.		

Table continues on the next page...

Signal name	I/O type	Used	Not used	Completed
IFC_CLK[0:1]	-	Connect as needed.	This pin can be left unconnected.	
IFC_NDDDR_CLK	-	Connect as needed	This pin can be left unconnected.	

Table 10. IFC pin termination checklist (continued)

NOTE

IFC interface is on OVDD power domain which is 1.8V only

For functional connection diagram, refer chip reference manual.

5.3 DUART pin termination recommendations

Table 11. DUART pin termination checklist

Signal name	I/O type	Used	Not used	Completed
UART1_SOUT	0	The functionality of these pins	These pins can be left unconnected.	
UART1_RTS_B	0	isdetermined by the UART_BASEand UART_EXT fields in the		
UART1_SIN	I	resetconfiguration	Program as GPIO and output.	
UART1_CTS_B	I	word(RCW[UART_BASE],RCW[UART_ EXT]).		
UART2_SOUT	0		This pin can be left unconnected.	
UART2_RTS_B	0			
UART2_SIN	I		Program as GPIO and output.	
UART2_CTS_B	I		This pin should be pulled high through a 2-10 k Ω resistor to DV _{DD} or else programmed as GPIO and output	
UART3_SOUT	0		This pin can be left unconnected.	
UART3_SIN	I		Program as GPIO and output.	
UART4_SOUT	0		This pin can be left unconnected.	
UART4_SIN	I		Programas GPIO and output.	

5.4 LPUART pin termination recommendations

Table 12. LPUART pin termination checklist

Signal Name	IO type	Used	Not Used	Completed
LPUART[1:3]_CTS_B		The functionality of LPUART1_CTS_B is determined by the UART_BASE and	Program as GPIOs and outputs.	

Table continues on the next page ...

Signal Name	IO type	Used	Not Used	Completed
		UART_EXT fields in the reset configuration word (RCW[UART_BASE], RCW[UART_EXT]).		
		The functionality of LPUART[2:3]_CTS_B is determined by the SDHC_BASE and SDHC_EXT fields in the reset configuration word (RCW[SDHC_BASE], RCW[SDHC_EXT]).		
LPUART[1:3]_RTS_B	0	The functionality of LPUART1_RTS_B is determined by the UART_BASE and UART_EXT fields in the reset configuration word (RCW[UART_BASE], RCW[UART_EXT]).	Program as GPIOs and outputs.	
		The functionality of LPUART[2:3]_RTS_B is determined by the SDHC_BASE and SDHC_EXT fields in the reset configuration word (RCW[SDHC_BASE], RCW[SDHC_EXT]).		
LPUART[1:6]_SIN	I	The functionality of LPUART[1:2]_SIN and LPUART[4]_SIN is determined by the UART_BASE and UART_EXT fields in the reset configuration word (RCW[UART_BASE], RCW[UART_EXT]).	Program as GPIOs and outputs.	
		The functionality of LPUART[5:6]_SIN and LPUART[3]_SIN is determined by the SDHC_BASE and SDHC_EXT fields in the reset configuration word (RCW[SDHC_BASE], RCW[SDHC_EXT]).		
LPUART[1:6]_SOUT	0	The functionality of LPUART[1:2]_SOUT and LPUART[4]_SOUT is determined by the UART_BASE and UART_EXT fields in the reset configuration word (RCW[UART_BASE], RCW[UART_EXT]).	Program as GPIOs and outputs.	
		The functionality of LPUART[5:6]_SOUT and LPUART[3]_SOUT is determined by the SDHC_BASE and SDHC_EXT fields in the reset		

Table 12. LPUART pin termination checklist (continued)

Signal Name	IO type	Used	Not Used	Completed
		configuration word (RCW[SDHC_BASE], RCW[SDHC_EXT]).		

Table 12. LPUART pin termination checklist

5.5 I2C pin termination recommendations

Table 13. I2C pin termination checklist

Signal Name	I/O type	Used	Not used	Completed
IIC1_SDA	I/O	Tie these open-drain signals high through	These pins should be pulled high through	
IIC1_SCL	I/O	a nominal 1 k Ω resistor to DV _{DD} . Optimum pull-up value depends on the capacitive loading of external devices and required operating speed.	a 2-10 k Ω resistor to DV _{DD} .	
IIC2_SDA	I/O	The functionality of this signal is	If I2C2 is not used, all pins can be	
IIC2_SCL	I/O	determined by the IIC2_EXT and IIC2_BASE field in the reset configuration word (RCW[IIC2_EXT]) and (RCW[IIC2_BASE]). Recommendthat a weak pull-up resistor (1 k Ω)be placed on this pin to theres pective power supply.This pin is an open-drain signal.	programmed as GPIO's and output.	
IIC3_SDA	I/O	The functionality of this signal is	If I2C3 is not used, all pins can be	
IIC3_SCL	I/O	determined by the SCFG_RCWPMUXCR0 register. Recommend that a weak pull-up resistor (1 $k\Omega$)be placed on this pin to theres pective power supply.This pin is an open- drain signal.	programmed as GPIO's and output.	
IIC4_SDA	I/O	The functionality of this signal is	If I2C4 is not used, all pins can be	
IIC4_SCL	I/O	determined by the SCFG_RCWPMUXCR0 register. Recommend that a weak pull-up resistor (1 k Ω) be placed on this pin to theres pective power supply. This pin is an open- drain signal.	programmed as GPIO's and output.	

5.6 eSDHC recommendations

The LS1043A/LS1023A eSDHC interface supports a large variety of devices

- SDXC cards Upto 2TB space, with UHS-I speed grade
- UHS-I (Ultra high speed grade) SDR12, SDR25, SDR50, SDR104, DDR50 are supported
- UHS-I cards work on 1.8V signaling

Interface recommendations

- On board dual voltage regulators are needed to support UHS-I cards because card initialization happens at 3.3V and regular operations happen at 1.8V. SD controller provides a signal to control the voltage regulator, controlled via SDHC_VS bit
- eMMC 4.5 is supported (HS200, DDR)

Mode	1 bit	support	4 bit	support	8 bit support
	LS1043A/ LS1023A	SD (3.0)	LS1043A/ LS1023A	SD (3.0)	
DS (Default Speed)	Yes	Yes	Yes	Yes	Neither Supported By
HS (High Speed)	Yes	Yes	Yes	Yes	SD standards nor by
SDR12	No	No	Yes	Yes	
SDR25	No	No	Yes	Yes	
SDR50	No	No	Yes	Yes	
SDR104	No	No	Yes	Yes	
DDR50	No	No	Yes	Yes	

Table 14. Supported SD card Modes

Table 15. Supported MMC/eMMC Modes

Mode	1 bit support		4 bit s	4 bit support		8 bit support	
	LS1043A/ LS1023A	eMMC(4.5)	LS1043A/ LS1023A	eMMC(4.5)	LS1043A/ LS1023A	eMMC(4.5)	
DS (Default Speed)	Yes	Yes	Yes	Yes	Yes	Yes	
HS(High Speed)	Yes	Yes	Yes	Yes	Yes	Yes	
HS200	No	No	Yes	Yes	Yes	Yes	
DDR	No	No	Yes	Yes	No	Yes	

5.6.1 eSDHC pin termination recommendations Table 16. eSDHC pin termination checklist

Signal name	I/O type	Used	Not used	Comple ted
SDHC_CMD	I/O	This pin should be pulled high through a 10-100 k Ω resistor to EV _{DD} . The functionality is determined by the SDHC_BASE field in the reset configuration word (RCW[SDHC_BASE]).	Program as GPIO and output.	
SDHC_CLK	0	The functionality is determined by the SDHC_BASE field in the reset configuration word (RCW[SDHC_BASE]).		
SDHC_DATA[0]	I/O	These pins should be pulled high through a 10-100 k Ω resistor to $\text{EV}_{\text{DD}}.$	Program as GPIO and output.	

Table continues on the next page ...

Interface recommendations

Signal name	I/O type	Used	Not used	Comple ted
SDHC_DATA[1:3]	I/O	The functionality is determined by the SDHC_BASE field in the reset configuration word (RCW[SDHC_BASE]).	Unused pins should be pulled high through a 10-100 k Ω resistor to EV _{DD} .	
SDHC_DATA[4:7]	I/O	These pins should be pulled high through 10-100 k Ω resistors to OV _{DD} .	Program as GPIO's and output.	
		The functionality is determined by the SPI_BASE field in the reset configuration word (RCW[SPI_BASE]).		
SDHC_CD_B	I	These pins should be pulled high	These pins should be pulled high	
SDHC_WP	I	through 10-100 k Ω resistors to DV _{DD} .	through a 10-100 k Ω resistor to DV _{DD}	
		The functionality is determined by the SDHC field in the reset configuration word (RCW[IIC2_EXT]).	or Program as GPIO's and output.	
SDHC_CMD_DIR	0	These pins should be pulled high	Pins can be programmed for other	
SDHC_DAT0_DIR	0	through 10-100 k Ω resistors to OV _{DD} .	functions or GPIO and output.	
SDHC_DAT123_DIR	0	The functionality is determined by the SPI_EXT field in the reset configuration word (RCW[SPI_EXT]).		
		NOTE: DIR signals are used as direction controls of external voltage translator		
SDHC_VS	0	These pins should be pulled high through 10-100 k Ω resistors to OV _{DD} .	Can be left floating or programmed for other function.	
		The functionality isdetermined by theSPI_BASE field andSPI_EXT field in thereset configuration word(RCW[SPI_BASE] andRCW[SPI_EXT]).		
		NOTE: External voltage select, to change voltage of external regulator		
SDHC_CLK_SYNC_IN	I	The functionality isdetermined by theSPI_BASE field andSPI_EXT field in thereset configuration word(RCW[SPI_BASE] andRCW[SPI_EXT]).	If signal is not used, pin can be programmed as output for other functions or pulled down using a weak resistor.	
SDHC_CLK_SYNC_O UT	0	The functionality isdetermined by theSPI_BASE field andSPI_EXT field in thereset configuration word(RCW[SPI_BASE] andRCW[SPI_EXT]).	Can be left floating or programmed for other function.	

Table 16. eSDHC pin termination checklist (continued)


NOTE

- 1. Separate DIR signals are implemented to support card interrupt on DAT1 in single bit mode.
- 2. SDHC_CLK_SYNC_OUT to SDHC_CLK_SYNC_IN connection is required in SDR50 and DDR50 mode only.

- 3. In SDR50 and DDR50 mode all the input signals are sampled with respect to SDHC_CLK_SYNC_IN
- 4. SDHC_CLK_SYNC_OUT and SDHC_CLK_SYNC_IN should be routed as close as possible to card, with minimum skew with respect to SD_CLK.
- 5. When using 8-bit MMC/eMMC configuration, EVDD and OVDD should be set at same voltage

5.6.2 eSDHC system-level recommendations

Table 17. eSDHC system-level checklist






Table 17. eSDHC system-level checklist (continued)

Table continues on the next page ...

Interface recommendations




Table 17. eSDHC system-level checklist (continued)




Table 17. eSDHC system-level checklist

5.7 Global Interrupt Controller (GIC) recommendations

Note that the GIC pins in LS1043/LS1023A are distributed over several voltage domains. Some GIC signals can be used to generate interrupt for wake up from deep sleep mode.

5.7.1 GIC pin termination recommendations

Table 18. GIC pin termination checklist

Signal Name	I/O type	Used	Not used	Completed
IRQ[0:2]	I	Ensure these pins are driven in the non-asserted state.	These pins should be tied high through a 2-10 k Ω resistor to $OV_{DD}.$	
IRQ[3:10]	I	The functionality is determined bythe IRQ_BASE and IRQ_EXT field inthe reset configuration word(RCW[IRQ_BASE] andRCW[IRQ_EXT]).	These pins should be pulled high through a 2-10 $k\Omega$ resistor to DV_{DD} or else programmed as GPIO's and output.	
IRQ[11]	I	The functionality is determined bythe IRQ_BASE and IRQ_EXT field inthe reset configuration word(RCW[IRQ_BASE] andRCW[IRQ_EXT]).	These pins should be pulled high through a 2-10 $k\Omega$ resistor to LV_{DD} else programmed as GPIO's and output.	
IRQ_OUT_B	0	The functionality of this signal is determined by the IRQ_OUT field in the reset configuration word (RCW[IRQ_OUT]).	If unused it may be left floating.	

Table 18. GIC pin termination checkli

Signal Name	I/O type	Used	Not used	Completed
		Tie this open-drain signal high through a weak pull-up resistor (2-10 k Ω) to OV_{DD} .		

5.8 Trust pin termination recommendations

Signal Name	IO type	Used	Not Used	Completed
TA_BB_TMP_DETECT_B	I	If a tamper sensor is used, it must maintain the signal at the specified voltage (1.0V) until a tamper is detected. A 1 k Ω pull-down resistor is strongly recommended.	Tie this pin to ground (GND). This forces the SecMon to enter the non- secure state.	
		If trust is used without tamper sensors tie high.		
TA_TMP_DETECT_B	1	voltage (OVDD) until a tamper is detected. A 1 k Ω pull-down resistor is strongly recommended. If trust is used without temper	Tie this pin to ground (GND). This forces the SecMon to enter the non- secure state.	
		sensors tie high.		
TA_BB_RTC		Pull low through a 2-10k Ω resistor to GND.	Pull low through a 2-10k Ω resistor to GND.	

Table 19. Trust pin termination checklist

5.9 Power Management pin termination recommendations

Table 20. Power Management pin termination checklist

Signal Name	IO type	Used	Not Used	Completed
ASLEEP	0	external 4.7 k Ω resistor. However, if after reset, and if there is any device the value of the net at reset, a pull-u	when the processor is in its reset alue for applicable IFC pins is the that it can be over powered by an the signal is intended to be high on the net that might pull down of or active driver is needed. ermined by the ASLEEP field in the	

5.10 Debug and reserved pin recommendations

5.10.1 Debug and reserved pin termination recommendations Table 21. Debug and test pin termination checklist

Signal Name	I/O type	Used	Not used	Completed	
SCAN_MODE_B	I	This is a test signal for factory use only OV_{DD} for normal device operation.	This is a test signal for factory use only and must be pulled up (100 Ω -1 k Ω) to OV _{DD} for normal device operation.		
TEST_SEL_B	I	This pin must be pulled to OVDD throug core LS1043A and tied to ground for a	gh a 100-ohm to 1k-ohm resistor for a 4 2 core LS1023A device.		
EVT_B[0:4]	I/O	These pins have a weak (~20K Ω) internal pull-up P_FET that is always enabled.	Pull high through a 2-10k Ω resistor to OVDD.		
EVT_B[5:8]	I/O	The functionality of these signals is determined by the IIC3 and IIC4 field in the SCFG_RCWPMUXCR0 register	EVT[5:8] can be programmed as GPIO outputs through SCFG_RCWPMUXCR0 bits and left floating		
EVT_B[9]	I/O	This pin should be pulled high through a 2-10 k Ω resistor to OVDD. The functionality of this signal is determined by the IRQ_OUT field in the reset configuration word (RCW[IRQ_OUT]).	EVT_B[9] can be programmed as output through RCW[IRQ_OUT] bit and left floating (naveenm)		
JTAG_BSR_VSEL	I	Depending upon the requirement, this p (through a 2 - 4.7 k Ω resistor) OR shou 4.7 k Ω resistor).			
TBSCAN_EN_B	I	Depending upon the requirement, this p (through a 2 - 4.7 k Ω resistor) OR shou 4.7 k Ω resistor).			
CKSTP_OUT_B	0	This pin is an open drain signal and sho resistor to OVDD.	buld be pulled high through a 2-10 $k\Omega$		
FA_VL	-	Reserved. This pin must be pulled to gr	ound (GND).		
PROG_MTR	-	Reserved. This pin must be pulled to gr	ound (GND).		
FA_ANALOG_G_V	-	Reserved. This pin must be pulled to gr	Reserved. This pin must be pulled to ground (GND).		
FA_ANALOG_PIN	-	Reserved. This pin must be pulled to gr	ound (GND).		
TH_TPA	-	Do not connect. This pin should be left	floating.		
TD1_ANODE	-	Connect as required.	Connect as required. Tie to GND if not used.		
TD1_CATHODE	-	Connect as required.	Tie to GND if not used.		

NOTE

1. JTAG standard allows the BSR mode to be entered anytime during the functioning of the chip OR even prior to PORESET de-assertion of the chip. If BSR mode is entered duing the normal functioning of the chip, the pads have already been configured for appropriate voltage levels. If BSR mode is entered even prior to PORESET, the pads may have not been configured to adjust to applied voltages, therefore it becomes necessary to put the pads in safe mode (auto mode).

JTAG_BSR_VSEL is sampled at the de-assertion of TRST_B, if this pad is set to OVDD then pads are put to "auto mode". An auto-mode is the state which prepares and protects pads against any overvoltage damage. For example if the pad is configured to work at 1.8/2.5V and the applied voltage is 3.3V then there is a chance that pads undergoes stress. When in Auto-Mode, the pads can be subjected to maximum allowable voltage without damage/stress.

2. TBSCAN_EN=0 means only FSL TAP connected to JTAG interface; TBSCAN_EN=1 means FSL TAP in series with DAP.

5.11 Analog Signals pin termination recommendations

Signal Name	IO type	Used	Not Used	Completed
D1_MVREF	IO	DDR reference voltage: 0.49 x GVDD to 0.51 x G1VDD. D1_MVREF can be generated using a divider from GVDD as MVREF. Another option is to use supplies that generate GVDD, VTT, and D1_MVREF voltage. These methods help reduce differences between GVDD and MVREF. D1_MVREF generated from a separate regulator is not recommended, because D1_MVREF does not track GVDD as closely.	-	
D1_TPA	Ю	Do not connect. These pins should	be left floating.	

Table 22. Analog Signals pin termination checklist

5.12 SerDes pin termination recommendations

Table 23. SerDes pin termination checklist

Signal Name	IO type	Used	Not Used	Completed
SD1_IMP_CAL_RX	I	Tie to S1VDD through a 200 Ω 1% resistor.	If the SerDes interface is entirely unused, the unused pin must be left unconnected.	
SD1_IMP_CAL_TX	I	Tie to X1VDD through a 698 Ω 1% resistor.	If the SerDes interface is entirely unused, the unused pin must be left unconnected.	
SD1_PLL1_TPA	0	Provide a test point if possible. The	se pins should be left floating	
SD1_PLL1_TPD	0	Provide a test point if possible. The	Provide a test point if possible. These pins should be left floating	
SD1_PLL2_TPA	0	rovide a test point if possible. These pins should be left floating		
SD1_PLL2_TPD	0	Provide a test point if possible. The	se pins should be left floating	

Table continues on the next page ...

Signal Name	IO type	Used	Not Used	Completed
SD1_REF_CLK1_P SD1_REF_CLK1_N	1	Ensure clocks are driven from anappropriate clock source, as per the default allocation with the RCW settings.	If the SerDes lanes are unused, connect to SD_GND, where 1 corresponds to the unused SerDes lanes.	
		PLL1 can support 100, 125 and 156.25 MHz. In addition to PCIe, SATA, SGMII, QSGMII which require 100/125 MHz, it can also support XFI. 2.5 G SGMII required 125 MHz or 156.25 MHz, therefore can be supported only by PLL1 if 156.25 MHz is chosen.		
SD1_REF_CLK2_N	I	Ensure clocks are driven from	If the SerDes lanes are unused,	
SD1_REF_CLK2_P		anappropriate clock source, as per the default allocation with the RCW settings.	connect to SD_GND,	
		PLL2 supports only 100 and 125 MHz frequency therefore has support limited to PCIe SGMII and QSGMII.		
SD1_RX[0:3]_N	I	Ensure pins are correctly terminated for the interface type used.	If the SerDes interface is entirely or partly unused, the unused pins must be connected to SD_GND.	
SD1_RX[0:3]_P	1	Ensure pins are correctly terminated for the interface type used.	If the SerDes interface is entirely or partly unused, the unused pins must be connected to SD_GND.	
SD1_TX[0:3]_N	0	Ensure pins are correctly terminated for the interface type used.	If SerDes interface is entirely or partly unused, the unused pins must be left unconnected.	
SD1_TX[0:3]_P	0	Ensure pins are correctly terminated for the interface type used.	If SerDes interface is entirely or partly unused, the unused pins must be left unconnected.	

Table 23. SerDes pin termination checklist (continued)

NOTE

1. In the RCW configuration field SRDS_PLL_PD_S1, the respective bits for each unused PLL must be set to power it down. The SerDes module is disabled when both of its PLLs are turned off.

2. After POR, if an entire SerDes module is unused, it must be powered down by clearing the SDEN fields of its corresponding PLL1 and PLL2 reset control registers (SRDSxPLLaRSTCTL).

3.Unused lanes must be powered down by clearing the RRST_B and TRST_B fields and setting the RX_PD and TX_PD fields in the corresponding lane's general control register (SRDSxLNmGCR0).

4. A spread-spectrum reference clock is permitted for PCI Express. However, if any other high-speed interface, such as SGMII or SATA, is used concurrently on the same SerDes bank, spread-spectrum clocking is not permitted.

5. Select the optimal setting for the SerDes channel Rx Equalization Boost bit suitable for a particular end product system board

Interface recommendations

Description:

For certain high speed SerDes protocols, the Rx Equalization Boost bits for all the SerDes lanes in use are initialized with a default value of 1b by the RCW. In reality, although the default 1b setting does overlap with the 0b setting in terms of Rx Equalization boost effect, the 0b setting works better for short and normal SerDes channels, while the 1b setting works better for high loss channels.

For end product system with non-high loss SerDes channels (lanes), using the default 1b setting of the Rx Equalization Boost bit may adversely enhance the return loss due to some discontinuities possibly presented in the channel. This may further causes more reflection. Therefore, unless the channel is high loss, to ensure the channel's health and better performance, the 0b setting of Rx Equalization Boost bit should be used for all the lanes, instead of the default 1b setting.

The following high speed SerDes protocols are related to this issue. If a protocol supports more than one speed, only the speed(s) listed below is affected.

- SATA 6 Gbaud
- XFI 10.3125 Gbaud

Since the channel characteristics is board and layout dependent, NXP cannot quantify the actual channel loss introduced during board design, layout and fabrication of all end product systems for our customers. Customers should always perform board level simulation and also use other appropriate tool (for example, NXP's SerDes Validation Tool) and/or instrument to determine whether the SerDes channels (lanes) are in high loss condition and then adopt the best setting suitable for their end product and application. Instead of quantifying a SerDes channel as high or non-high loss, a more practical way is to try both the 1b and 0b settings and find out which setting yields better signal integrity for the customer's particular end product system or board.

Once determined that the channels are in non-high loss condition, the Rx Equalization Boost bit for all the lanes in use should be set to 0b during the Pre-boot Initialization (PBI) stage.

Since the Rx Equalization Boost bit is defined in different SerDes registers depending on the SerDes protocols in use, it is important to select the appropriate SerDes register with the correct offset and value as described below when implementing the register write in PBI. The SerDes registers involved are defined on a per lane basis. Therefore, PBI register write must be implemented for all the lanes utilized for the affected SerDes protocols and speeds.

- For SATA 6 Gbaud:
 - Perform a PBI write to each lane's LNaSSCR1 register with a value of 0x0050_2880, which sets this lane's Rx Equalization Boost bit, LNaSSCR1 [RXEQ_BST_1] to 0b.
- For XFI 10.3125 Gbaud:
 - Perform a PBI write to each lane's LNaRECR0 register with a value of 0x0000_045F, which sets this lane's Rx Equalization Boost bit, LNaRECR0 [RXEQ_BST] to 0b.

5.13 USB PHY pin termination recommendations

Table 24.	USB 1/2/3 PHY	pin termination	checklist
-----------	---------------	-----------------	-----------

Signal Name	IO type	Used	Not Used	Completed
USB[1/2/3]_D_P	IO	USB PHY Data Plus	Do not connect. These pins should be left floating.	
USB[1/2/3]_D_M	IO	USB PHY Data Minus	Do not connect.These pins should be left floating.	
USB[1/2/3]_VBUS	1	USB1 power supply pin. A charge pump external to the USB 3.0 PHY must provide power to this pin. The nominal voltage for this pin is 5 V.	Do not connect.These pins should be left floating.	
USB[1/2/3]_ID	I	USB PHY ID Detect	Pull low through a $1k\Omega$ resistor to GND.	
USB[1/2/3]_TX_P	0	USB PHY 3.0 Transmit Data (positive)	Do not connect.These pins should be left floating.	
USB[1/2/3]_TX_M	0	USB PHY 3.0 Transmit Data (negative)	Do not connect. These pins should be left floating.	
USB[1/2/3]_RX_P	I	USB PHY 3.0 Receive Data (positive)	Connect to ground (GND)	
USB[1/2/3]_RX_M	I	USB PHY 3.0 Receive Data (negative)	Connect to ground (GND)	
USB[1/2/3]_RESREF	IO	Attach a 200-Ω 1% 100-ppm/C precision resistor-to-ground on the board.	Do not connect. These pins should be left floating.	
USB_DRVVBUS	0	VBUS power enable. For example, if an external hub is used, it can handle this signal. The functionality of the USB_DRVVBUS signal is determined by the RCW[USB_DRVVBUS] field in the reset configuration word. The register SCFG_USBDRVVBUS_SELCR	Do not connect.These pins should be left floating.	
		selects which of the three controllers drives USB_DRVVBUS.		
USB_PWRFAULT		Indicates that a VBUS fault has occurred. For example, if an external hub is used, it can handle this signal. The functionality of the USB_PWRFAULT signal is determined by the RCW[PWRFAULT] field in the reset configuration word.	Pull low through a 1kΩ resistor to GND.	
		The register SCFG_USBPWRFAULT_SELCR selects which of the three controllers drives USB_PWRFAULT.		
USB2_DRVVBUS	0	VBUS power enable. For example, if an external hub is used, it can handle this signal. The functionality of the USB2_DRVVBUS signal is determined by Extended RCW	Do not connect. These pins should be left floating.	

Table continues on the next page...

Signal Name	IO type	Used	Not Used	Completed
		PinMux Control Register(SCFG_RCWPMUXCR0) in bitfield IIC3_SCL.		
		The register SCFG_USBDRVVBUS_SELCR selects which of the three controllers drives USB_DRVVBUS.		
USB2_PWRFAULT	I	Indicates that a VBUS fault has occurred. For example, if an external hub is used, it can handle this signal. The functionality of the USB_PWRFAULT signal is determined by by Extended RCW PinMux Control Register (SCFG_RCWPMUXCR0) in bitfield IIC3_SDA.	Pull low through a 1kΩ resistor to GND.	
		The register SCFG_USBPWRFAULT_SELCR selects which of the three controllers drives USB_PWRFAULT.		
USB3_DRVVBUS	0	VBUS power enable. For example, if an external hub is used, it can handle this signal. The functionality of the USB_DRVVBUS signal is determined by by Extended RCW PinMux Control Register(SCFG_RCWPMUXCR0) in bitfield IIC4_SCL.		
		The register SCFG_USBDRVVBUS_SELCR selects which of the three controllers drives USB_DRVVBUS.		
USB3_PWRFAULT	1	Indicates that a VBUS fault has occurred. For example, if an external hub is used, it can handle this signal. The functionality of the USB_PWRFAULT signal is determined by by Extended RCW PinMux Control Register(SCFG_RCWPMUXCR0) in bitfield IIC4_SDA.	Pull low through a 1kΩ resistor to GND.	
		The register SCFG_USBPWRFAULT_SELCR selects which of the three controllers drives USB_PWRFAULT.		

Table 24. USB 1/2/3 PHY pin termination checklist (continued)


NOTE

USB3.0 PLLs can receive clock either from SYSCLK or DIFF_SYSCLK/ DIFF_SYSCLK_B. Ensure that clock selected has 100 MHz frequency.

5.13.1 USB1 PHY connections

This section describes the hardware connections required for the USB PHY.

This figure shows the VBUS interface for the chip.





5.14 Ethernet Management Interface 1/2 pin termination recommendations

Signal Name	IO type	Used	Not Used	Completed
EMI1_MDC	0	The functionality of these signals is determined by the EM1 field in the reset configuration word (RCW[EM1]).	Must be pulled down through 2-10K resistance to GND OR can be configured as a GPIO and output.	
		(To configure as open drain signal, write EMI1_CMODE in reset configuration word)		
EMI1_MDIO	IO	The functionality of these signals is determined by the EM1 field in the reset configuration word (RCW[EM1]).	This pin should be tied low through a 2-10k Ω resistor to ground (GND), or this may be configured as a a GPIO and output.	
		(To configure as open drain signal, write EMI1_DMODE in reset configuration word).		
		This pin should be pulled high through a 2-10k Ω resistor to LVDD.		
EMI2_MDC	0	The functionality of these signals is determined by the EM2 field in the reset configuration word (RCW[EM2]).	Must be pulled down through 2-10K resistance to GND OR can be configured as a GPIO and output.	

Table continues on the next page ...

Signal Name	IO type	Used	Not Used	Completed
		(To configure as open drain signal, write EMI1_CMODE in reset configuration word)		
EMI2_MDIO	IO	The functionality of these signals is determined by the EM2 field in the reset configuration word (RCW[EM2]). (To configure as open drain signal, write EMI2_DMODE in reset configuration word).	This pin should be tied low through a 2-10k Ω resistor to ground (GND), or this may be configured as a a GPIO and output.	
		This pin should be pulled high through a 2-10k Ω resistor to TVDD.		

Table 25. Ethernet Management Interface (EMI1/2) pin termination checklist (continued)

NOTE

To meet MDIO to MDC hold time requirement (tMDDXKH) as mentioned in LS1043A datasheet, an external delay on MDIO line may be required on board.

Depending upon the MDC->MDIO output delay spec of PHY, an appropriate delay must be adjusted to meet the hold requirement of LS1043A.

5.14.1 Ethernet controller pin termination recommendations

The LS1043A/LS1023A supports two Ethernet Controllers (EC) which can connect to Ethernet PHYs using RGMII protocols. Both, EC1 and EC2 operated using LVDD supply which supports 1.8V /2.5V operation.

Signal Name	I/O type	Used	Not used	Complete d
		EC1 in RGMII mod	le	
EC1_TXD[0:3], EC1_TX_EN	0	The functionality of these signals is determined by the EC1 field in the	These pins can be configured as GPIO's and outputs.	
EC1_GTX_CLK	0	reset configuration word (RCW[EC1]).		
EC1_RXD[0:3]	I	interface when BCMII is calented	These pins can be configured as GPIO's and outputs.	
EC1_RX_DV	I			
EC1_RX_CLK	I			
EC1_GTX_CLK125	I			
		EC2 in RGMII mod	le	
EC2_TXD[0:3], EC2_TX_EN	0	The functionality of these signals is determined by the EC2 field in the	These pins can be configured as GPIO's and outputs.	
EC2_GTX_CLK	I	reset configuration word (RCW[EC2]).		
EC2_RXD[0:3]	I		These pins can be configured as	
EC2_RX_DV	1		GPIO's and outputs.	
EC2_RX_CLK	I			

Table 26. Ethernet controller pin termination checklist

Table continues on the next page ...

Interface recommendations

Table 26. Ethernet controller pin termination checklist (continued)

Signal Name	I/O type	Used	Not used	Complete d
EC2_GTX_CLK125	I			

5.15 QUICC Engine recommendations

QUICC Engine Block in LS1043/LS1023 supports two TDM/HDLC interfaces.

The functionality of these signals is determined by the QE-TDMA and QE-TDMB fields in the reset configuration word.

QUICC Engine supports 3.3V and 1.8V operation only

5.15.1 QUICC Engine pin termination recommendations

Signal Name	I/O type	Used	Not used	Complete d
		QE Clock Signals		
BRGO[1 & 4]	0	The functionality of BRGO1 and	Program as GPIOs and as output.	
CLK[11:12]	I	BRGO4 signals is determined by the IIC3_SDA and IIC3_SCL respectively in SCFG_RCWPMUXCR0 register. Similarly CLK12 and CLK11 signals		
		is determined by the IIC3_SDA and IIC3_SCL respectively in SCFG_RCWPMUXCR0 register.		
BRGO[2:3]	0	The functionality of this signal is	Program as GPIOs and as output.	
CLK[9:10]	I	determined by the RCW[IIC2_EXT] fields in reset configuration word.		
		RCW[QE_CLK_OVRRIDE] field in reset configuration word provides options to select other combinations of BRGs and CLKs. Please refer to reference manual for more details.		
	•	UCC1 signals		
UC1_CDB_RXER	I	The functionality of these signals is	If UCC1 is not used, all the pins can	
UC1_CTSB_RXDV	I	determined by the RCW[IRQ_EXT] field in the reset configuration word	be programmed as GPIO's and outputs.	
UC1_RXD7	I	except for UC1_CDB_RXER which is		
UC1_TXD7	0	determined by the IIC4_SCL bitfield in register SCFG_RCWPMUXCR0		
UC1_RTSB_TXEN	0			
		UCC3 signals		

Table 27. QUICC Engine pin termination checklist

Table continues on the next page...

Table 27. QUICC Engine pin termination checklist (continued)
--

Signal Name	I/O type	Used	Not used	Complete d
UC3_CDB_RXER	I	The functionality of these signals is	If UCC3 is not used, all the pins can	
UC3_CTSB_RXDV	I	determined by the RCW[IRQ_EXT] field in the reset configuration word	be programmed as GPIO's and outputs.	
UC3_RXD7	I	except for UC3_CDB_RXER which is		
UC3_TXD7	0	determined by the IIC4_SDA bitfield		
UC3_RTSB_TXEN	0	in register SCFG_RCWPMUXCR0		
		TDMA signals		
TDMA_TXD	0	The functionality of these signals is	If TDMA is not used, all the pins can	
TDMA_TSYNC	I	determined by the RCW[IRQ_EXT] field in the reset configuration word except for TDMA_RQ which is determined by the IIC4_SCL bitfield in register SCFG_RCWPMUXCR0	be programmed as GPIO's and outputs.	
TDMA_RQ	0			
TDMA_RSYNC	I			
TDMA_RXD	I			
		TDMB signals		
TDMB_TXD	0	The functionality of these signals is	If TDMB is not used, all the pins can	
TDMB_TSYNC	I	determined by the RCW[IRQ_EXT] field in the reset configuration word	be programmed as GPIO's and outputs.	
TDMB_RQ	0	except for TDMB_RQ which is		
TDMB_RSYNC	I	determined by the IIC4_SDA bitfield		
TDMB_RXD	I	in register SCFG_RCWPMUXCR0		
		Strobe signals	·	
QE_SI1_STROBE[0:1]	0	The functionality of these signals is determined by the RCW[IIC2_EXT] field in the reset configuration word.	If Strobes are not used, all the pins can be programmed as GPIO's and outputs.	

5.16 **QSPI** pin termination recommendations

Table 28. QSPI pin termination checklist

Signal Name	IO type	Used	Not Used	Completed
QSPI_A_SCK	0	The functionality of these signals is determined by the RCW[IFC_GRP_F_EXT] bits of reset configuration word.	Pin can be left unconnected.	
QSPI_B_SCK	0	The functionality of these signals is determined by the RCW[IFC_GRP_F_EXT] bits of reset configuration word.	Pin can be left unconnected	
QSPI_A_CS[0:1]	0	The functionality of these signals is determined by the RCW[IFC_GRP_F_EXT] bits of reset configuration word.	Pin can be left unconnected	

Table continues on the next page ...

Signal Name	IO type	Used	Not Used	Completed
QSPI_B_CS[0:1]	0	The functionality of these signals is determined by the RCW[IFC_GRP_F_EXT] bits of reset configuration word.	Pin can be left unconnected	
QSPI_A_DATA[0:2]	IO	The functionality of these signals is determined by the RCW[IFC_GRP_F_EXT] bits of reset configuration word.	If this pin is not used, it should be programmed as GPIO and output.	
QSPI_A_DATA[3]	IO	The functionality of these signals is determined by the RCW[IFC_GRP_A_EXT] bits of reset configuration word.	If this pin is not used, it should be programmed as GPIO and output.	
QSPI_B_DATA[0:2]	IO	The functionality of these signals is determined by the RCW[IFC_GRP_D_EXT] bits of reset configuration word.	If this pin is not used, it should be programmed as GPIO and output.	
QSPI_B_DATA[3]	IO	The functionality of these signals is determined by the RCW[IFC_GRP_E1_EXT] bits of reset configuration word.	If this pin is not used, it should be programmed as GPIO and output.	

Table 28.	QSPI pin termination chec	klist (continued)
-----------	---------------------------	-------------------

5.17 SPI recommendations

The LS1043A/LS1023A serial peripheral interface (SPI) pins are powered from OVDD supply, which supports 1.8V only.

5.17.1 SPI pin termination recommendations

Table 29. SPI pin termination checklist

Signal name	I/O type	Used	Not used	Completed
SPI_MISO	I	The functionality of this signal is determined by the SPI_BASE and SPI_EXT field in the reset configuration (RCW[SPI_EXT]).	This pin should be pulled high through a 2-10 k Ω resistor to $OV_{DD}.$	
SPI_MOSI	I/O	The functionality of this signal is determined by the SPI_BASE and SPI_EXT field in the reset configuration (RCW[SPI_EXT]).	This pin should be pulled high through a 2-10 $k\Omega$ resistor to $OV_{DD}.$	
SPI_CLK	0	The functionality of this signal is determined by the SPI_BASE and SPI_EXT field in the reset configuration (RCW[SPI_EXT]).	This pin may be left unconnected.	
SPI_CS[0:3]_B	0	The functionality of this signal is determined by the SPI_BASE field in the reset configuration (RCW[SPI_BASE]).	These pins may be left unconnected.	

5.18 General Purpose Input/Output pin termination recommendations

Signal Name	IO type	Used	Not Used	Completed
GPIO1_13	IO	The functionality of this signal is determined by the RCW[ASLEEP] field in the reset configuration word.	For all GPIOx pins: When programmed as outputs, no termination is required.	
GPIO1_14	IO	The functionality of this signal is determined by the RCW[RTC] field in the reset configuration word.		
GPIO1_[15:22]	IO	The functionality of these signals is determined by the RCW[UART_BASE] & RCW[UART_EXT] field in the reset configuration word.		
GPIO1_[23:31]	IO	The functionality of these signals is determined by the RCW[IRQ_EXT] and RCW[IRQ_BASE] fields in the reset configuration word.		
GPIO2_[0:3]	IO	The functionality of these signals is determined by the RCW[SPI_BASE] fields in the reset configuration word.	For all GPIOx pins: When programmed as outputs, no termination is required.	
GPIO2_[4:9]	IO	The functionality of these signals is determined by the RCW[SDHC_BASE] fields in the reset configuration word.	For all GPIOx pins: When programmed as outputs, no termination is required.	
GPIO2_[10:12]	IO	The functionality of these signals is determined by the RCW[IFC_GRP_E1_BASE] field in the reset configuration word.	For all GPIOx pins: When programmed as outputs, no termination is required.	
GPIO2_[13:15]	IO	The functionality of these signals is determined by the RCW[IFC_GRP_D_BASE] fields in the reset configuration word.		
GPIO2_[25:27]	IO	The functionality of these signals is determined by the RCW[IFC_GRP_A_BASE] field in the reset configuration word.		
GPIO3_[0:1]	IO	The functionality of these signals is determined by the RCW[EM1] field in the reset configuration word.	For all GPIOx pins: When programmed as outputs, no termination is required.	

Table 30. General Purpose Input/Output pin termination checklist

Table continues on the next page...

Table 30. General Purpose Input/Output pin termination checklist (continued)

Signal Name	IO type	Used	Not Used	Completed
GPIO3_[2:14]	IO	The functionality of these signals is determined by the RCW[EC1] field in the reset configuration word.		
GPIO3_[15:27]	IO	The functionality of these signals is determined by the RCW[EC2] field in the reset configuration word.		
GPIO4_[0:1]	IO	The functionality of these signals is determined by the RCW[EM2] field in the reset configuration word.	For all GPIOx pins: When programmed as outputs, no termination is required.	
GPIO4_[2:3]	IO	The functionality of these signals is determined by the RCW[IIC2_EXT] field in the reset configuration word.		
GPIO4_[10:11]	IO	The functionality of these signals is determined by the IIC3_SCL and IIC3_SDA fields in SCFG_RCWPMUXCR0 respectively.		
GPIO4_[12:13]	IO	The functionality of these signals is determined by the IIC4_SCL and IIC4_SDA fields in SCFG_RCWPMUXCR0 respectively.		
GPIO4_[29]	IO	The functionality of these signals is determined by the RCW[USB_DRVVBUS] field in the reset configuration word.		
GPIO4_[30]	IO	The functionality of these signals is determined by the RCW[USB_PWRFAULT] fields in the reset configuration word.	For all GPIOx pins: When programmed as outputs, no termination is required.	

5.19 FTM1 pin termination recommendations

Table 31. FTM1 pin termination checklist

Signal Name	IO type	Used	Not Used	Completed
FTM1_CH[0:7]	10		Program as GPIOs and as outputs.	
FTM1_EXTCLK	I	The functionality of this signal is determined by the EC1 field in the reset configuration (RCW[EC1]).	Program as GPIOs and as outputs.	

Table continues on the next page...

Signal Name	IO type	Used	Not Used	Completed
FTM1_FAULT	1	The functionality of this signal is determined by the EC1 field in the reset configuration (RCW[EC1]).	Program as GPIOs and as outputs.	
FTM1_QD_PHA	I	The functionality of this signal is determined by the EC1 field in the reset configuration (RCW[EC1]).	Program as GPIOs and as outputs.	
FTM1_QD_PHB	I	The functionality of this signal is determined by the EC1 field in the reset configuration (RCW[EC1]).	Program as GPIOs and as outputs.	

Table 31. FTM1 pin termination checklist (continued)

5.20 FTM2 pin termination recommendations

Signal Name	IO type	Used	Not Used	Completed
FTM2_CH[0:7]	IO	The functionality of this signal is determined by the EC2 field in the reset configuration (RCW[EC2]).	Program as a GPIO and as an output.	
FTM2_EXTCLK	I	The functionality of this signal is determined by the EC2 field in the reset configuration (RCW[EC2]).	Program as a GPIO and as an output.	
FTM2_FAULT	I	The functionality of this signal is determined by the EC2 field in the reset configuration (RCW[EC2]).	Program as a GPIO and as an output.	
FTM2_QD_PHA	I	The functionality of this signal is determined by the EC2 field in the reset configuration (RCW[EC2]).	Program as a GPIO and as an output.	
FTM2_QD_PHB	I	The functionality of this signal is determined by the EC2 field in the reset configuration (RCW[EC2]).	Program as a GPIO and as an output.	

Table 32. FTM2 pin termination checklist

5.21 FTM3 pin termination recommendations

Signal NameIO typeUsedNot UsedCompletedFTM3_CH[0:7]IOThe functionality of these signals
is determined by the IRQ_BASE
and IRQ_EXT fields in the reset
configuration word
(RCW[IRQ_BASE] and
RCW[IRQ_EXT]).Program as a GPIO and as an
output.Output.

Table 33. FTM3 pin termination checklist

Table continues on the next page...

Signal Name	IO type	Used	Not Used	Completed
FTM3_EXTCLK	I	The functionality of these signals is determined by the IIC4_SDA bitfield in register SCFG_RCWPMUXCR0	Program as a GPIO and as an output.	
FTM3_FAULT	I	The functionality of these signals is determined by the IIC4_SCL bitfield in register SCFG_RCWPMUXCR0	Program as a GPIO and as an output.	
FTM3_QD_PHA	1	The functionality of these signals is determined by the IIC2_EXT fields in the reset configuration word (RCW[IIC2_EXT]).	Program as a GPIO and as an output.	
FTM3_QD_PHB	1	The functionality of these signals is determined by the IIC2_EXT fields in the reset configuration word (RCW[IIC2_EXT]).	Program as a GPIO and as an output.	

Table 33.	FTM3 pi	n termination	checklist	(continued))
-----------	---------	---------------	-----------	-------------	---

5.22 FTM4 pin termination recommendations

Table 34.	FTM4 pin termination checklist
-----------	--------------------------------

Signal Name	IO type	Used	Not Used	Completed
FTM4_CH[0:7]	Ю	he functionality of FTM4_CH[0-5] signals is determined by the UART_EXT fields in the reset configuration word (RCW[UART_EXT]). The functionality of FTM4_CH6 and FTM4_CH7 signals is determined by the SDHC_EXT fields in the reset configuration word (RCW[SDHC_EXT]).	Program as a GPIO and as an output.	
FTM4_EXTCLK	1	The functionality of these signals is determined by the SDHC_EXT fields in the reset configuration word (RCW[SDHC_EXT]).	Program as a GPIO and as an output.	
FTM4_FAULT	I	The functionality of these signals is determined by the SDHC_EXT fields in the reset configuration word (RCW[SDHC_EXT]).	Program as a GPIO and as an output.	
FTM4_QD_PHA	I	The functionality of these signals is determined by the SDHC_EXT fields in the reset configuration word (RCW[SDHC_EXT]).	Program as a GPIO and as an output.	
FTM4_QD_PHB	I	The functionality of these signals is determined by the SDHC_EXT fields in the reset configuration word (RCW[SDHC_EXT]).	Program as a GPIO and as an output.	

5.23 FTM5 pin termination recommendations

Signal Name	IO type	Used	Not Used	Completed
FTM5_CH[0:1]	IO	The functionality of these signals is determined by the IFC_GRP_A_EXT fields in the reset configuration word (RCW[IFC_GRP_A_EXT]).	Program as a GPIO and as an output.	
FTM5_EXTCLK	I	The functionality of these signals is determined by the IFC_GRP_A_EXT fields in the reset configuration word (RCW[IFC_GRP_A_EXT]).	Program as a GPIO and as an output.	

Table 35. FTM5 pin termination checklist

5.24 FTM6 pin termination recommendations

Table 36. FTM6 pin termination checklist

Signal Name	IO type	Used	Not Used	Completed
FTM6_CH[0:1]	Ю	The functionality of these signals is determined by the IFC_GRP_D_EXT fields in the reset configuration word (RCW[IFC_GRP_D_EXT]).	Program as a GPIO and as an output.	
FTM6_EXTCLK	I	The functionality of these signals is determined by the IFC_GRP_D_EXT fields in the reset configuration word (RCW[IFC_GRP_D_EXT]).	Program as a GPIO and as an output.	

5.25 FTM7 pin termination recommendations

Table 37. FTM7 pin termination checklist

Signal Name	IO type	Used	Not Used	Completed
FTM7_CH[0:1]		The functionality of these signals is determined by the IFC_GRP_E1_EXT fields in the reset configuration word (RCW[IFC_GRP_E1_EXT]).	Program as a GPIO and as an output.	

Table continues on the next page...

Signal Name	IO type	Used	Not Used	Completed
FTM7_EXTCLK		The functionality of these signals is determined by the IFC_GRP_E1_EXT fields in the reset configuration word (RCW[IFC_GRP_E1_EXT]).	Program as a GPIO and as an output.	

Table 37. FTM7 pin termination checklist (continued)

5.26 FTM8 pin termination recommendations

Table 38. FTM8 pin termination checklist

Signal Name	IO type	Used	Not Used	Completed
FTM8_CH[0:1]	IO	The functionality of these signals is determined by the IIC3_SCL and IIC3_SDA bitfields respectively in register SCFG_RCWPMUXCR0	Program as a GPIO and as an output.	

5.27 IEEE1588 recommendations

5.27.1 IEEE 1588 pin termination recommendations

Table 39. IEEE 1588 pin termination checklist

Signal Name	I/O type	Used	Not used	Completed
TSEC_1588_CLK_IN	I	Connect to external high- precisiontimer reference input. The functionality of these signals is determined by the EC2 field in the reset configuration word (RCW[EC2]).	Program as GPIO's and output.	
TSEC_1588_ALARM_ OUT1	0	The functionality of these signals is determined by the EC2 field in the reset configuration word (RCW[EC2]).	Program as GPIO's and output.	
TSEC_1588_ALARM_ OUT2	0	The functionality of these signals is determined by the EC2 field in the reset configuration word (RCW[EC2]).	Program as GPIO's and output.	
TSEC_1588_CLK_OU T	0	The functionality of these signals is determined by the EC2 field in the	Program as GPIO's and output.	

Table continues on the next page...

Signal Name	I/O type	Used	Not used	Completed
		reset configuration word (RCW[EC2]).		
TSEC_1588_PULSE_ OUT1	0	The functionality of these signals is determined by the EC2 field in the reset configuration word (RCW[EC2]).	Program as GPIO's and output.	
TSEC_1588_PULSE_ OUT2	0	The functionality of these signals is determined by the EC2 field in the reset configuration word (RCW[EC2]).	Program as GPIO's and output.	
TSEC_1588_TRIG_IN 1	I	The functionality of these signals is determined by the EC2 field in the reset configuration word (RCW[EC2]).	Program as GPIO's and output.	
TSEC_1588_TRIG_IN 2	I	The functionality of these signals is determined by the EC2 field in the reset configuration word (RCW[EC2]).	Program as GPIO's and output.	

Table 39. IEEE 1588 pin termination checklist (continued)

NOTE

1. When configured for IEEE1588, the EC2 pins those are not available for IEEE1588, are configured for GPIO. All IEEE 1588 pins are referenced to LV_{DD} .

5.28 System control pin termination recommendations

Table 40. System Control pin termination checklist

Signal Name	I/O type	Used	Not used	Completed
PORESET_B	I	This pin is required to be asserted as per relation to minimum assertion time and control input-only pin and must be asserted to s		
HRESET_B	I/O	This pin is an open drain signal and shor resistor to OV _{DD} .		
RESET_REQ_B	0	Must not be pulled down during power- on reset.	This pin should be pulled high through a 2-10 k Ω resistor to OV _{DD} and must not be pulled down during power-on reset.	

NOTE

If on-board programming of NOR and NAND boot flash, QSPI boot flash, or SD card is needed, then maintain an option (may be via a jumper) that keeps PORESET_B and RESET_REQ_B disconnected from each other. Booting from a blank NAND flash or SPI flash causes boot error, which in turn causes assertion of RESET_REQ_B. When RESET_REQ_B is connected with PORESET_B, the device goes in a recurring reset loop and does not provide enough time for JTAG to take control of the device and perform any operation.

2. For RCW override, RESET_REQ_B should be disconnected from PORESET_B or HRESET_B. An option on board is required.

5.29 JTAG pin termination recommendations

Signal Name	IO type	Used	Not Used	Completed
ТСК	I	Connect to pin 4 of the ARM Cortex 2-10k Ω resistor to OV _{DD} .	10-pin header. This pin requires a	
TDI	1	Connect to pin 8 of the ARM Cortex 10-pin header. This pin has a weak (\sim 20 k Ω) internal pull-up P- FET that is always enabled.	May be left unconnected.	
TDO	0	Connect to pin 6 of the ARM Cortex 10-pin header. This output is actively driven during reset rather than being tri-stated during reset.	May be left unconnected.	
TMS	1	Connect to pin 2 of the ARM Cortex 10-pin header. This pin has a weak (\sim 20 k Ω) internal pull-up P- FET that is always enabled.	May be left unconnected.	
TRST_B	1	This pin has a weak (~20 kΩ) internal pull-up P-FET that is always enabled. Connect as shown in Figure 11.	Tie TRST_B to PORESET_B through a 0 k Ω resistor.	

Table 41. JTAG pin termination checklist

5.29.1 JTAG system-level recommendations Table 42. JTAG system-level checklist


Item	Completed		
ARM®Cortex® 10-pin header signal interface to JTAG port			
Configure the group of system control pins as shown in Figure 11.			
NOTE: These pins must be maintained at a valid deasserted state under normal operating conditions, because most have asynchronous behavior and spurious assertion gives unpredictable results.			
The JTAG port of these processors allows a remote computer system (typically, a PC with dedicated hardware and debugging software) to access and control the internal operations of the processor. The ARM Cortex 10-pin header connects primarily through the JTAG port of the processor, with some additional status monitoring signals. The ARM Cortex 10-pin header interface requires the ability to independently assert PORESET_B in order to fully control the processor. If the target system has independent reset sources, such as voltage monitors, watchdog timers, power supply failures, or push-button switches, then the nRESET signals must be merged into these signals with logic.			
Boundary-scan testing			
Ensure that TRST_B is asserted during power-on reset flow to ensure that the JTAG boundary logic does not interfere with normal chip operation.			

Table continues on the next page ...

			Item	Completed		
Follow the arrangement shown in Figure 11 to allow the ARM Cortex 10-pin header to assert PORESET_B independently while ensuring that the target can drive PORESET_B as well.						
The ARM® Cortex® 10-pin interface has a standard header, shown in the following figure. The connector typically has pin 7 removed as a connector key. The signal placement recommended in this figure is common to all known emulators.						
V _{DD}	1	2	TMS			
GND	3	4	ТСК			
GND	5	6	TDO			
KEY	KEY No pin	8	TDI			
GNDDetect 9 10 nRESET						
mem	IOTE: The ARM Cortex 10-pin header adds many benefits such as breakpoints, watch points, register and memory examination/modification, and other standard debugger features. An inexpensive option is to leave the ARM Cortex 10-pin header unpopulated until needed.					

Table 42. JTAG system-level checklist (continued)

Correct operation of the JTAG interface requires configuration of a group of system control pins as demonstrated in Figure 11. Care must be taken to ensure that these pins are maintained at a valid deasserted state under normal operating conditions, as most have asynchronous behavior and spurious assertion gives unpredictable results.



1. GNDDetect is an optional board feature. Check with 3rd-party tool vendor.

2. This switch is included as a precaution for BSDL testing. The switch should be open during BSDL testing to avoid accidentally asserting the TRST line. If BSDL testing is not being performed, ensure this switch is closed.

Figure 11. JTAG interface connection

5.30 Clock pin termination recommendations

Table 43. Clock pin termination checklist

Signal Name	IO type	Used	Not Used	Complet ed
EC1_GTX_CLK EC1_GTX_CLK125	O I	The functionality of this signal is determined by the EC1 field in the reset configuration word (RCW[EC1]).	Program as a GPIO and as an output.	
		LS1043A has a duty cycle reshaper inside RGMII block. This allows GTX clock from RGMII PHY to be used.		
EC2_GTX_CLK	0	The functionality of this signal is	Program as a GPIO and as an output.	
EC2_GTX_CLK125	I	determined by the EC2 field in the reset configuration word (RCW[EC2]).		
		LS1043A has a duty cycle reshaper inside RGMII block. This allows GTX clock from RGMII PHY to be used.		
SYSCLK	1	This is the single-ended primary clock input to the chip. It supports a 64.0 MHz to 100.0 MHz clock range.	This pin should be pulled low through a 2-10k Ω resistor to GND. ¹	
		Note that 64MHz SYSCLK reference frequency is specifically for Profibus support on QUICC Engine.		
DIFF_SYSCLK	1	These pins are the differential	These pins should be pulled low through	
DIFF_SYSCLK_B	1	primary clock input to the chip. These pins support 100MHz only. When used, these pins should be connected to a 100MHz differential clock generator.	a 2-10k Ω resistor to GND, or they can be left floating. ³	
RTC	1	The functionality of this signal is determined by the RTC field in the reset configuration word (RCW[RTC]).	Pull low through a 2-10k Ω resistor to GND, or program pin as a GPIO and output.	
DDRCLK	I	The reference clock for the DDR controller supports a 64 MHz to 100 MHz input clock range.	This pin should be pulled low through a 2-10k Ω resistor to GND. ^{2, 4}	

NOTE

- 1. In the "Single Oscillator Source" reference clock mode supported by LS1043A, DIFF_SYSCLK/DIFF_SYSCLK_B (differential) clock inputs are used as primary clock inputs and SYSCLK is unused. Power-on-configuration signal cfg_eng_use0 selects between SYSCLK (single ended) and DIFF_SYSCLK/DIFF_SYSCLK_B (differential) clock inputs.
- 2. In the "Single Oscillator Source" reference clock mode, DIFF_SYSCLK/ DIFF_SYSCLK_B clock inputs can be selected to feed the DDR PLL. RCW bits [DDR_REFCLK_SEL] are used for this selection and DDRCLK is unused.

- 3. When SYSCLK is chosen as the primary clock input to the chip, these pins are unused.
- 4. The options for RCW bits 186-187 (DDR_REFCLK_SEL, DDR reference clock selection) are as follows:

00 The DDRCLK pin provides the reference clock to the DDR PLL

10 DIFF_SYSCLK/DIFF_SYSCLK_B provides the reference clock to the DDR PLL

5.31 Single Source Clocking

The chip supports the single source clocking options with single, two, and more reference clocks.

5.32 "Single Oscillator Source" Reference Clock Mode

In this mode, single onboard oscillator can provide the reference clock (100MHz) to the following PLLs:

- Platform PLL
- Core PLLs
- USB PLL
- DDR PLL
- SerDes PLLs

The reset configuration field identifies whether the SYSCLK (single-ended) or DIFF_SYSCLK (differential) is selected as the clock input to the chip.

The RCW[DDR_REFCLK_SEL] bit is used to select clock input (DIFF_SYSCLK or DDRCLK) to the DDR PLL.

The following figure shows the system view of single oscillator source clocking. In this figure, the on-board oscillator generates three differential clock outputs. The first differential output is used to provide the clock to system clock associated PLLs and DDR PLL. However, the second and third differential outputs are used to provide clocks to SerDes PLLs.

A multiplexer between system clock and USBCLK is used to provide the USB PHY reference clock to the USB PLL. And, multiplexer between DIFF_SYSCLK/DIFF_SYSCLK_B inputs and DDRCLK is used to provide reference clock to the DDR PLL.

The duty cycle reshaper reshapes the 125 MHz EC n_{GTX} _CLK125 which is fed into frame manager for transmission as EC n_{GTX} _CLK.




Figure 12. Single Oscillator Source Clocking

5.33 "Single Oscillator Source" clock select

The single oscillator source clock select input, described in this table, selects between SYSCLK (single ended) and DIFF_SYSCLK/DIFF_SYSCLK_B (differential) inputs.

Functional signals	Reset configuration name	Value (binary)	Options
IFC_WE0_B Default (1)	cfg_eng_use0	0	DIFF_SYSCLK/DIFF_SYSCLK_B (differential)
		1	SYSCLK (single ended)
IFC_OE_B	cfg_eng_use1	0	On-chip LVDS termination disabled
Default (1)	On-chip LVDS termination must NOT be enabled when external (off-chip) termination are active.	1	On-chip LVDS termination enabled
IFC_WP_B[0]	cfg_eng_use2	Reserved	Reserved

Table 44. Single oscillator source clock select

5.34 DIFF_SYSCLK/DIFF_SYSCLK_B system-level recommendations

Table 45. DIFF_SYSCLK/DIFF_SYSCLK_B system-level checklist





Table continues on the next page ...

Interface recommendations

Table 45. DIFF_SYSCLK/DIFF_SYSCLK_B system-level checklist (continued)






Table 45. DIFF_SYSCLK/DIFF_SYSCLK_B system-level checklist

5.35 System clocking

This section describes the PLL configuration of the chip.

5.35.1 PLL characteristics

Characteristics of the chip's PLLs include the following:

- Core cluster CGA PLL1 generates a clock for all the cores and/or FMAN, from the externally supplied SYSCLK or LVDS generated (single ended) input.
- Core cluster CGA PLL2 generates a clock for all the cores and/or FMAN & eSDHC, from the externally supplied SYSCLK or LVDS generated (single ended) input.
- The frequency ratio between the platform and SYSCLK is selected using the platform PLL ratio configuration bits as described in Platform to SYSCLK PLL ratio.
- The DDR block PLL generates an asynchronous DDR clock from the externally supplied DDRCLK input.
- The 4 lane SerDes blocks has two PLLs which generate a clock from their respective externally supplied SD1_REF_CLKn_P/SD1_REF_CLKn_N inputs. The frequency ratio is selected using the SerDes PLL RCW configuration bits as described in Valid Reference Clocks and PLL Configurations for SerDes Protocols.

5.35.2 Clock ranges

This table provides the clocking specifications for the processor core, platform, memory, and integrated flash controller.

Interface recommendations

Table 46. Processor, platform, and memory clocking specifications @ 1.0 V

Characteristic		Maximum processor core frequency						Unit	Notes	
	100	1000 MHz		1200 MHz		1400 MHz		MHz	1	
	Min	Мах	Min	Max	Min	Max	Min	Max	1	
Core cluster group PLL frequency	1000	1000	1000	1200	1000	1400	1000	1600	MHz	1
Platform clock frequency	256	300	256	300	256	300	256	400	MHz	1
Memory Bus Clock Frequency (DDR3L)	500	800	500	800	500	800	500	800	MHz	1, 2, 3
Memory Bus Clock Frequency (DDR4)	650	800	650	800	650	800	650	800	MHz	1, 3
IFC clock frequency	-	100	-	100	-	100	-	100	MHz	4
FMan	350	500	350	500	350	500	350	500	MHz	

1. **Caution:**The platform clock to SYSCLK ratio and core to SYSCLK ratio settings must be chosen such that the resulting SYSCLK frequency, core frequency, and platform clock frequency do not exceed their respective maximum or minimum operating frequencies.

2. The memory bus clock speed is half the DDR3L/DDR4 data rate. DDR3L memory bus clock frequency is limited to min = 1000 MT/s whereas DDR4 memory bus clock frequency is limited to min = 1300 MT/s.

3. The memory bus clock speed is dictated by its own PLL.

4. The integrated flash controller (IFC) clock speed on IFC_CLK[0:1] is determined by the IFC module input clock (platform clock / 2) divided by the IFC ratio programmed in CCR[CLKDIV]. See the chip reference manual for more information.

5. The minimum platform frequency should meet the requirements in Minimum platform frequency requirements for highspeed interfaces.

5.35.2.1 DDR clock ranges

The DDR memory controller can run only in asynchronous mode, where the memory bus is clocked with the clock provided on the DDRCLK input pin, which has its own dedicated PLL.

This table provides the clocking specifications for the memory bus.

Characteristic	Min Freq.(MHz)	Max Freq.(MHz)	Min Data Rate (MT/s)	Max Data Rate (MT/s)	Notes
Memory bus clock frequency and Data Rate for DDR3L	500	800	1000	1600	1, 2, 3
Memory bus clock frequency and Data Rate for DDR4	650	800	1300	1600	1, 2, 3

Table 47. Memory bus clocking specifications @ 1.0 V

Notes:

1. **Caution:** The platform clock to SYSCLK ratio and core to platform clock ratio settings must be chosen such that the resulting SYSCLK frequency, core frequency, and platform frequency do not exceed their respective maximum or minimum operating frequencies. See Platform to SYSCLK PLL ratio, and Core cluster to SYSCLK PLL ratio, and DDR controller PLL ratios, for ratio settings.

Characteristic	Min Freq.(MHz)	Max Freq.(MHz)	Min Data Rate (MT/s)	Max Data Rate (MT/s)	Notes
2. The memory bus clock refers to the chip's memory controllers' Dn_MCK[0:3] and Dn_MCK[0:3]_B output clocks, running at half of the DDR data rate.					
3. The memory bus clock speed is dictated by its own PLL. See DDR controller PLL ratios.					

Table 47. Memory bus clocking specifications @ 1.0 V

5.35.3 Platform to SYSCLK PLL ratio

This table lists the allowed platform clock to SYSCLK ratios.

Because the DDR operates asynchronously, the memory-bus clock-frequency is decoupled from the platform bus frequency.

For all valid platform frequencies supported on this chip, set the RCW Configuration field SYS_PLL_CFG = 0b00.

Binary Value of SYS_PLL_RAT	Platform:SYSCLK Ratio
0_0011	3:1
0_0100	4:1
0_0101	5:1
0_0110	6:1
All Others	Reserved

Table 48. Platform to SYSCLK PLL ratios @ 1.0 V

5.35.4 Core cluster to SYSCLK PLL ratio

The clock ratio between SYSCLK and each of the core cluster PLLs is determined by the binary value of the RCW Configuration field CGm_PLLn_RAT . This table describes the supported ratios. For all valid core cluster frequencies supported on this chip, set the RCW Configuration field $CGn_PLL_CFG = 0b00$.

This table below lists the supported asynchronous core cluster to SYSCLK ratios.

Table 49. Core cluster PLL to SYSCLK ratios @ 1.0 V

Binary value of CGm_PLLn_RAT	Core cluster:SYSCLK Ratio
00_1010	10:1
00_1011	11:1
00_1100	12:1
00_1101	13:1
00_1110	14:1
00_1111	15:1
01_000	16:1
01_0001	17:1
01_0010	18:1

Table continues on the next page...

Table 49. Core cluster PLL to SYSCLK ratios @ 1.0 V (continued)

Binary value of CGm_PLLn_RAT	Core cluster:SYSCLK Ratio
01_0011	19:1
01_0100	20:1
01_0101	21:1
01_0110	22:1
01_0111	23:1
01_1000	24:1
01_1001	25:1
All others	Reserved

5.35.5 Core complex PLL select

The clock frequency of each core is determined by the binary value of the RCW Configuration field C1_PLL_SEL. The tables describe the selections available for each core, where each individual core can select a frequency from their respective tables.

NOTE

There is a restriction that requires that the frequency provided to the ARM A53 core after any dividers must always be greater than half of the platform frequency. Special care must be used when selecting the /2 outputs of a cluster PLL in which this restriction is observed.

	Table	50.	Core	PLL	select
--	-------	-----	------	-----	--------

Binary Value of C1_PLL_SEL	Core cluster ratio
0000	CGA PLL1 /1
0001	CGA PLL1 /2
0100	CGA PLL2 /1
0101	CGA PLL2 /2

5.35.6 DDR controller PLL ratios

DDR memory controller operates asynchronous to the platform.

In asynchronous DDR mode, the DDR data rate to DDRCLK ratios supported are listed in the following table. This ratio is determined by the binary value of the RCW Configuration field MEM_PLL_RAT (bits 10-15).

The RCW Configuration field MEM_PLL_CFG (bits 8-9) must be set to MEM_PLL_CFG = 0b00 for all valid DDR PLL reference clock frequencies supported on this chip.

Interface recommendations

Table 51.	DDR clock ratio @ 1.0) V (
-----------	-----------------------	-------

Binary value of MEM_PLL_RAT	DDR data- rate:DDRCLK ratio	Maximum supported DDR data-rate (MT/s)		
00_1010	10:1	The product of Input DDR Clock X Multiplication factor should range between 1000 MHz-1600MHz.		
00_1011	11:1	The product of Input DDR Clock X Multiplication factor should range between 1000 MHz-1600MHz.		
00_1100	12:1	The product of Input DDR Clock X Multiplication factor should range between 1000 MHz-1600MHz.		
00_1101	13:1	The product of Input DDR Clock X Multiplication factor should range between 1000 MHz-1600MHz.		
00_1110	14:1	The product of Input DDR Clock X Multiplication factor should range between 1000 MHz-1600MHz.		
00_1111	15:1	The product of Input DDR Clock X Multiplication factor should range between 1000 MHz-1600MHz.		
01_0000	16:1	The product of Input DDR Clock X Multiplication factor should range between 1000 MHz-1600MHz.		
01_0001	17:1	The product of Input DDR Clock X Multiplication factor should range between 1000 MHz-1600MHz.		
01_0010	18:1	The product of Input DDR Clock X Multiplication factor should range between 1000 MHz-1600MHz.		
01_0011	19:1	The product of Input DDR Clock X Multiplication factor should range between 1000 MHz-1600MHz.		
01_0100	20:1	The product of Input DDR Clock X Multiplication factor should range between 1000 MHz-1600MHz.		
01_0101	21:1	The product of Input DDR Clock X Multiplication factor should range between 1000 MHz-1600MHz.		
01_0110	22:1	The product of Input DDR Clock X Multiplication factor should range between 1000 MHz-1600MHz.		
01_0111	23:1	The product of Input DDR Clock X Multiplication factor should range between 1000 MHz-1600MHz.		
01_1000	24:1	The product of Input DDR Clock X Multiplication factor should range between 1000 MHz-1600MHz.		
All Others	Reserved	-		

5.35.7 Valid Reference Clocks and PLL Configurations for SerDes Protocols

Each supported SerDes protocol allows for a finite set of valid SerDes-related RCW fields and reference clock frequencies.

The clock ratio between each SerDes PLLs and their respective externally supplied SD1_REF_CLKn_P/SD1_REF_CLKn_N inputs is determined by a set of RCW Configuration fields-SRDS_PRTCL_S1, SRDS_PLL_REF_CLK_SEL_S1, and SRDS_DIV_* as shown in this table.

Interface recommendations

clock frequency	Valid setting for	Valid setting for SRDS_PLL_REF _CLK_SEL_S1		Valid setting for
		PLL1	PLL2	SRDS_DIV_*_Sn
erface	•	•	•	
100 MHz	Any PCIe	0: 100 MHz	0: 100 MHz	10: 2.5G
125 MHz		1: 125 MHz	1: 125 MHz	
100 MHz	Any PCIe	0: 100 MHz	0: 100 MHz	01: 5G
125 MHz		1: 125 MHz	1: 125 MHz	-
100 MHz	Any SATA	0: 100 MHz	-	Don't Care
125 MHz		1: 125 MHz	-	
3		•	1	
100 MHz	SGMII @ 1.25 0: 100 MHz 0: 100 MHz	Don't Care		
125 MHz	Gbps	1: 125 MHz	1: 125 MHz	
125 Mhz	SGMII @ 3.125	0: 125 MHz	-	Don't Care
156.25 MHz	Gbps	1: 156.25 MHz	-	
100 MHz	Any QSGMII	0: 100 MHz	0: 100 MHz	Don't Care
125 MHz	1	1: 125 MHz	1: 125 MHz	
156.25 Mhz		1.156.25 MH-7	-	-
	1		-	
	100 MHz 125 MHz 100 MHz 125 MHz 125 MHz 125 MHz 125 MHz 125 MHz 125 MHz 156.25 MHz 100 MHz 125 MHz	SRDS_PRTCL_S1 erface 100 MHz Any PCIe 125 MHz 100 MHz Any PCIe 125 MHz 100 MHz Any PCIe 125 MHz 100 MHz Any SATA 125 MHz 100 MHz SGMII @ 1.25 Gbps 125 MHz SGMII @ 3.125 Gbps 100 MHz Any QSGMII 125 MHz 125 MHz Any QSGMII	SRDS_PRTCL_S1 PLL1 erface 0: 100 MHz 100 MHz Any PCle 0: 100 MHz 125 MHz 1: 125 MHz 100 MHz Any PCle 0: 100 MHz 125 MHz Any PCle 0: 100 MHz 125 MHz Any PCle 0: 100 MHz 125 MHz Any SATA 0: 100 MHz 100 MHz Any SATA 0: 100 MHz 125 MHz SGMII @ 1.25 0: 100 MHz 125 MHz SGMII @ 3.125 0: 100 MHz 125 MHz SGMII @ 3.125 0: 125 MHz 125 MHz SGMII @ 3.125 0: 125 MHz 125 MHz Any QSGMII 0: 100 MHz 125 MHz Any QSGMII 0: 100 MHz 125 MHz Any QSGMII 1: 125 MHz	SRDS_PRTCL_S1 PLL1 PLL2 erface 0: 100 MHz 0: 100 MHz 0: 100 MHz 125 MHz Any PCIe 0: 100 MHz 1: 125 MHz 100 MHz Any PCIe 0: 100 MHz 0: 100 MHz 125 MHz Any PCIe 0: 100 MHz 0: 100 MHz 125 MHz Any PCIe 0: 100 MHz 0: 100 MHz 125 MHz Any SATA 0: 100 MHz - 100 MHz Any SATA 0: 100 MHz - 125 MHz SGMII @ 1.25 0: 100 MHz - 125 MHz SGMII @ 3.125 0: 100 MHz 1: 125 MHz 125 MHz SGMII @ 3.125 0: 125 MHz - 125 MHz Gbps 0: 125 MHz - 125 MHz Any QSGMII 0: 100 MHz - 125 MHz Any QSGMII 0: 100 MHz - 125 MHz 1: 125 MHz 1: 125 MHz - 125 MHz 1: 125 MHz 1: 125 MHz - 125 MHz Any QSGMII 0: 100 MHz 0: 100 MHz

Table 52. Valid SerDes RCW Encodings and Reference Clocks

1) A spread-spectrum reference clock is permitted for PCI Express. However, if any other high speed interface such as SGMII, QSGMII, SATA, or Debug is used concurrently on the same SerDes bank, spread-spectrum clocking is not permitted.

2) SerDes lanes configured as SATA initially operate at 3.0Gbps. 1.5Gbps operation may later be enabled through the SATA IP itself. It is possible for software to set each SATA at different rates.

5.35.8 Frequency options

This section discusses interface frequency options.

5.35.8.1 SYSCLK and core cluster frequency options

This table shows the expected frequency options for SYSCLK and core cluster frequencies.

Table 53.	SYSCLK and core cluste	r frequency @ 1.0 V ¹
-----------	------------------------	----------------------------------

Core cluster: SYSCLK Ratio	SYSCLK (MHz)		
	64.00 66.67 100		100.00
	Core cluster Frequency - (MHz) ¹		
10:1	1000		1000

Table continues on the next page...

Core cluster: SYSCLK Ratio	SYSCLK (MHz)			
	64.00	66.67	100.00	
	С	ore cluster Frequency -	(MHz) ¹	
11:1			1100	
12:1			1200	
13:1			1300	
14:1			1400	
15:1		1000	1500	
16:1	1024	1067	1600	
17:1	1088	1133		
18:1	1152	1200		
19:1	1216	1267		
20:1	1280	1333		
21:1	1344	1400		
22:1	1408	1467		
23:1	1472	1533		
24:1	1536	1600		
25:1	1600			

Table 53. SYSCLK and core cluster frequency @ 1.0 V¹ (continued)

1. Core cluster output is the operating frequency of the core.

2. Core cluster frequency values are shown rounded up to the nearest whole number (decimal place accuracy removed)

3. When using Single Source clocking only 100MHz input is available.

5.35.8.2 SYSCLK and platform frequency options

This table shows the expected frequency options for SYSCLK and platform frequencies.

Table 54. SYSCLK and platform frequency options @ 1.0 V

Platform: SYSCLK Ratio	SYSCLK (MHz)				
	64.00	66.67	100.00		
	Platform Frequency (MHz) ¹				
3:1			300		
4:1	256	267	400		
5:1	320	333			
6:1	384	400			
Notes:	·	·			
1. Platform frequency values are sho	own rounded down to the n	earest whole number (decim	al place accuracy removed)		
2. When using Single source clockin	2. When using Single source clocking, only 100MHz options are valid				

5.35.8.3 DDRCLK and DDR data rate frequency options

This table shows the expected frequency options for DDRCLK and DDR data rate frequencies.

Table 55. DDRCLK and DDR data rate frequency options @ 1.0 V

DDR data rate: DDRCLK Ratio	DDRCLK (MHz)			
	64.00	66.67	100.00	
	DDR Data Rate (MT/s) ¹			
10:1			1000	
11:1			1100	
12:1			1200	
13:1			1300	
14:1			1400	
15:1		1000	1500	
16:1	1024	1067	1600	
17:1	1088	1133		
18:1	1152	1200		
19:1	1216	1266		
20:1	1280	1333		
21:1	1344	1400		
22:1	1408	1466		
23:1	1472	1533		
24:1	1536	1600		

1. DDR data rate values are shown rounded up to the nearest whole number (decimal place accuracy removed)

2. When using Single Source clocking, only 100MHz options are available.

3. Minimum Frequency supported by DDR4 is 1300MT/s. DDR3 supports a minimum of 1000MT/s.

5.35.8.4 SYSCLK and eSDHC high speed modes frequency options

This table shows the frequency multiplier options for SYSCLK when eSDHC operates in High Speed modes (>=52 MHz). For low frequency options CGA PLL2 is bypassed and eSDHC receives platform clock directly.

Table 56. SYSCLK multiplier/frequency options when eSDHC operates in High Speed mode (clocked by CGA PLL2 / 1)

Core cluster: SYSCLK Ratio	SYSCLK (MHz)				
	64.00 66.67 100.00				
	Resultant Frequency (MHz) ¹				
12:1			1200		
18:1	1152	1200			
Notes:					
1. Resultant frequency values are shown rounded up to the nearest whole number (decimal place accuracy removed)					
2. For Low speed operation, eSDHC is clocked from Platform PLL and does not use CGA PLL2.					

5.35.8.5 Minimum platform frequency requirements for high-speed interfaces

The platform clock frequency must be considered for proper operation of high-speed interfaces as described below:.For proper PCI Express operation, the platform clock frequency must be greater than or equal to:

527 MHz x (PCI Express link width)

16

Figure 18. Gen 1 PEX minimum platform frequency

527 MHz x (PCI Express link width)

8

Figure 19. Gen 2 PEX minimum platform frequency

See section "Link Width," in the chip reference manual for PCI Express interface width details. Note that "PCI Express link width" in the above equation refers to the negotiated link width as the result of PCI Express link training, which may or may not be the same as the link width POR selection. It refers to the widest port in use, not the combined width of the number ports in use.

6 Thermal

This section discusses the thermal model and management of the chip.

6.1 Recommended thermal model

Information about Flotherm models of the package or thermal data not available in this document can be obtained from your local Freescale sales office.

6.2 Temperature diode

The chip has a temperature diode on the microprocessor that can be used in conjunction with other system temperature monitoring devices (such as Analog Devices, ADT7461A). These devices feature series resistance cancellation using 3 current measurements, where up to $1.5k\Omega$ of resistance can be automatically cancelled from the temperature result, allowing noise filtering and a more accurate reading.

The following are the specifications of the chip's on-board temperature diode:

Operating range: 10 - 230µA

Ideality factor over 13.5 - 220 μ A; Temperature range 80°C - 105°C: n = 1.004 ± 0.008



6.3 Thermal management information

This section provides thermal management information for the flip-chip, plastic-ball, grid array (FC-PBGA) package for aircooled applications. Proper thermal control design is primarily dependent on the system-level design-the heat sink, airflow, and thermal interface material.

The recommended attachment method to the heat sink is illustrated in Figure 20. The heat sink should be attached to the printed-circuit board with the spring force centered over the die. This spring force should not exceed 15 pounds force (65 Newton).




Figure 20. Package exploded, cross-sectional view-FC-PBGA (no lid)


The system board designer can choose between several types of heat sinks to place on the device. There are several commercially-available thermal interfaces to choose from in the industry. Ultimately, the final selection of an appropriate heat sink depends on many factors, such as thermal performance at a given air velocity, spatial volume, mass, attachment method, assembly, and cost.

6.3.1 Internal package conduction resistance

For the package, the intrinsic internal conduction thermal resistance paths are as follows:

- The die junction-to-case thermal resistance
- The die junction-to-board thermal resistance

This figure shows the primary heat transfer path for a package with an attached heat sink mounted to a printed-circuit board.



(Note the internal versus external package resistance)

Figure 21. Package with heat sink mounted to a printed-circuit board

The heat sink removes most of the heat from the device. Heat generated on the active side of the chip is conducted through the silicon and through the heat sink attach material (or thermal interface material), and finally to the heat sink. The junction-to-case thermal resistance is low enough that the heat sink attach material and heat sink thermal resistance are the dominant terms.

6.3.2 Thermal interface materials

A thermal interface material is required at the package-to-heat sink interface to minimize the thermal contact resistance. The performance of thermal interface materials improves with increasing contact pressure; this performance characteristic chart is generally provided by the thermal interface vendor. The recommended method of mounting heat sinks on the package is by means of a spring clip attachment to the printed-circuit board (see Figure 20).

The system board designer can choose among several types of commercially available thermal interface materials.

7 Revision history

This table summarizes changes to this document.

Revision history

Revision	Date	Change
0	03/2016	Initial release

How to Reach Us:

Home Page: freescale.com

Web Support: freescale.com/support Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/ SalesTermsandConditions.

Freescale, the Freescale logo, AltiVec, C-5, CodeTest, CodeWarrior, ColdFire, ColdFire+, C-Ware, Energy Efficient Solutions logo, Kinetis, mobileGT, PowerQUICC, Processor Expert, QorlQ, Qorivva, StarCore, Symphony, and VortiQa are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Airfast, BeeKit, BeeStack, CoreNet, Flexis, Layerscape, MagniV, MXC, Platform in a Package, QorlQ Qonverge, QUICC Engine, Ready Play, SafeAssure, SafeAssure logo, SMARTMOS, Tower, TurboLink, Vybrid, and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© 2016 Freescale Semiconductor, Inc.

Document Number AN5012 Revision 0, 03/2016



