

CAUTION

The processor's minimum and maximum SYSCLK and core/platform/DDR frequencies must not be exceeded, regardless of the type of clock source. Therefore, systems in which the processor is operated at its maximum rated core/platform/DDR frequency should use only down-spreading to avoid violating the stated limits.

3.7.3 Real-time clock timing (RTC)

The real-time clock timing (RTC) input is sampled by the platform clock. The output of the sampling latch is then used as an input to the Watchdog, Flextimer, 1588 Timer and snvs unit; there is no need for jitter specification. The minimum period of the RTC signal should be greater than or equal to 16x the period of the platform clock with a 50% duty cycle. There is no minimum RTC frequency; RTC may be pulled to ground, if not needed.

3.7.4 Gigabit Ethernet reference clock timing

This table provides the Ethernet gigabit reference clock DC electrical characteristics with $LV_{DD} = 2.5\text{ V} / 1.8\text{ V}$.

Table 17. ECn_GTX_CLK125 DC electrical characteristics ($LV_{DD} = 2.5\text{ V} / 1.8\text{ V}$)¹

Parameter	Symbol	Min	Typical	Max	Unit	Notes
Input high voltage	V_{IH}	$0.7 \times LV_{DD}$	—	—	V	2
Input low voltage	V_{IL}	—	—	$0.2 \times LV_{DD}$	V	2
Input capacitance	C_{IN}	—	—	6	pF	—
Input current ($V_{IN} = 0\text{ V}$ or $V_{IN} = LV_{DD}$)	I_{IN}	—	—	± 50	μA	3
Notes:						
1. For recommended operating conditions, see Table 4 .						
2. The min V_{IL} and max V_{IH} values are based on the respective min and max V_{IN} values found in Table 4 .						
3. The symbol V_{IN} , in this case, represents the LV_{IN} symbol referenced in Table 4 .						

This table provides the Ethernet gigabit reference clock AC timing specifications.

Table 18. EC_n_GTX_CLK125 AC timing specifications ¹

Parameter/Condition	Symbol	Min	Typical	Max	Unit	Notes
EC _n _GTX_CLK125 frequency	f _{G125}	125 - 100 ppm	125	125 + 100 ppm	MHz	—
EC _n _GTX_CLK125 cycle time	t _{G125}	--	8	--	ns	—
EC _n _GTX_CLK125 rise and fall time	t _{G125R} /t _{G125F}	—	—	0.75	ns	2
EC _n _GTX_CLK125 duty cycle 1000Base-T for RGMII	t _{G125H} /t _{G125}	40	—	60	%	3

Notes:

1. At recommended operating conditions with LV_{DD} = 1.8 V ± 90mV / 2.5 V ± 125 mV. See [Table 4](#).
2. Rise times are measured from 20% of LV_{DD} to 80% of LV_{DD}. Fall times are measured from 80% of LV_{DD} to 20% of LV_{DD}.
3. EC_n_GTX_CLK125 is used to generate the GTX clock for the Ethernet transmitter. See [RGMII AC timing specifications](#) for duty cycle for the 10Base-T and 100Base-T reference clocks.

3.7.5 DDR clock (DDRCLK)

This section provides the DDRCLK DC electrical characteristics and AC timing specifications.

3.7.5.1 DDRCLK DC electrical characteristics

This table provides the DDRCLK DC electrical characteristics.

Table 19. DDRCLK DC electrical characteristics³

Parameter	Symbol	Min	Typical	Max	Unit	Notes
Input high voltage	V _{IH}	0.7 x OV _{DD}	—	—	V	1
Input low voltage	V _{IL}	—	—	0.3 x OV _{DD}	V	1
Input capacitance	C _{IN}	—	7	12	pF	—
Input current (V _{IN} = 0V or V _{IN} = OV _{DD})	I _{IN}	—	—	± 50	µA	2

Notes:

1. The min V_{IL} and max V_{IH} values are based on the respective min and max OV_{IN} values found in [Table 4](#).
2. The symbol OV_{IN}, in this case, represents the OV_{IN} symbol referenced in [Table 4](#).
3. At recommended operating conditions with OV_{DD} = 1.8 V. See [Table 4](#).

3.7.5.2 DDRCLK AC timing specifications

This table provides the DDRCLK AC timing specifications.