

Table of Contents	
2	Notes
3	DDR
4	IFC & QSPI
5	CPU MISC
6	CMSIS-DAP
7	UART
8	ETHERNET PHY-RGMII1
9	ETHERNET PHY-RGMII2
10	ETHERNET PHY-SGMII1
11	ETHERNET PHY-SGMII2
12	ETHERNET PHY-AQR113C_1
13	ETHERNET PHY-AQR113C_2
14	ETHERNET XFI-10G_SFP+
15	SERDES & PCIE & SATA
16	CLOCK
17	SDHC & SPI
18	CPLD & DIP SW
19	CPU POWER (MISC)
20	CPU POWER (VDD&GND&NC)
21	POWER SUPPLY (5V&3.3V&MISC)
22	POWER SUPPLY (DDR&MISC)
23	POWER SUPPLY (VDD)
24	USB

Revision History	
Rev	
X1	Draft revision for interposer (LS1043A) and LS1046A
A	Formal release revA board for interposer (LS1043A) and LS1046A.
B	<ol style="list-style-type: none"> 1. Changed low cost power solution. 2. Update the power jack (J3) symbol and correct the connection. 3. Update miniPCIe (J501) connector. 4. Change U20 to AQR107. 5. R237 changed to 1.5Kohm. 6. R953 added on 2V1 EN pin. 7. Updated R650 to 4.7Kohm, R655 to 1.5Kohm. 8. Add J502 for the 2nd chassis fan power. 9. Swap J24 and J25 silkscreen. 10. Changed R936 to 27.4Kohm. 11. Removed R515, R516 and R519 PD at CMS of 10G RJ45 (J5). 12. Changed C818, C777, C862 and C878 to 3300PF. 13. Changed C756, C744, C838, C832, C732, C735, and C737 to 150-79454. 14. Changed Q5 to PSMN2R4-30VLD. 15. Added R954 and C1193 for 10G RJ45 CMS channel. 16. Updated S1VDD&X1VDD net name to SVDD and XVDD. 17. As AQR107 ESI errata, add some PU/PD resistors, R972-R961, R963-R957.
B1	<ol style="list-style-type: none"> 1. Changed R676 to 18.2K, C1185 to 1nF. 2. R69 changed to DNP and R70 changed to populated. 3. Add a note on page14. Need disconnect I2C1 bus to J7. 4. Update U520 to V8 part number to match with real board.
B2	<ol style="list-style-type: none"> 1. Changed CPU to LS1046ASE8T1A 2. Changed U20 to AQR107-B0-EG-Y.
BX1	<ol style="list-style-type: none"> 1. Changed U20 to AQR113C-B0-C. 2. Changed U15 from MX25V4006EM1I-13G to AT45DB041E-SSH2B-B 3. Removed XGT1588_CLK_P/N, not used for AQR113C 4. Connected AQR113C SMB_CLK/DAT to I2C1 with 0ohm and DNP 5. Changed U520 from MC34VR500V8ES to MC34VR500VCE3, SW1 output change from 0.85V to 0.7V 6. Added L23065 (U524) to supply AQR113C 1.8V VDD_IO 7. Changed R552 from 60.4K to 40.2K to change U12 output from 1.2V to 1.0V 8. Changed R550 from 150K to 140K to change U13 output from 2.1V to 2.0V 9. Changed TVDD supply from 2.5V to 1.8V 10. Changed EM2_MDC/MDIO pull-up from 2.5V to 1.8V 11. Added 0ohm DNP to disconnect I2C1 interface from J7 to incorporate errata 12. Replaced obsolete eMMC U508 MTFC4GACAAAM-1M WT with MTFC4GACAJCN-1M WT 13. Replaced obsolete NAND U40 MT29F4G08ABBEAH4:E with MT29F4G08ABBFH4-IT:F 14. Replaced obsolete load switch U3, U6 NX5P2190URZ with NX5P3090UR 15. Replaced obsolete CLK Buffer U30, U31 83124AR11FT with 90ML0441AK11F 16. Replaced obsolete EEPROM U32 CAT24C05YI-GT3 with CAT24C04WI-G 17. Replaced obsolete OSC Y500 FN2500152 with ASV-25.000MHZ-EJ-T 18. Populated R754, DNP R758 to update PCB revision
C	Final release with updates in BX1 revision

Revisions			
Rev	Description	Date	Approved
X1	Original Release	Dec 23, 2015	Tom Sun
A	Formal Release	Mar 4, 2016	Tom Sun
B	Changed power solution	Apr 28, 2016	Matt Carlson
B1	Update as bringup	Aug 8, 2016	Tom Sun
B2	Change CPU to 1.8GHz on LS1046ARDB-PB board.	Feb 24, 2017	Tom Sun
BX1	Change 10G PHY from AQR107 to AQR113C. Replace obsolete parts	Jan 7, 2021	Paul Gan
C	Rev C final Release	Mar 19, 2021	Paul Gan

Copyright 2021, by NXP Semiconductors.

The enclosed files are for reference purposes only and are not warranted as to suitability for any other purposes.

Copyright NXP, 1999-2021 ALL RIGHTS RESERVED

You are hereby granted a copyright license to use, modify the enclosed PCB layout and/or Schematics files, solely in conjunction with the development and marketing of your products which use and incorporate microprocessors which implement the PowerPC(TM) architecture manufactured by NXP Semiconductors.

No licenses are granted by implication, estoppels or otherwise under any patents or trademarks of NXP Semiconductors.


These files are provided on an "AS IS" basis and without warranty. To the maximum extent permitted by applicable law, NXP DISCLAIMS ALL WARRANTIES WHETHER EXPRESS OR IMPLIED, INCLUDING IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE AND ANY WARRANTY AGAINST INFRINGEMENT WITH REGARD TO THE DESIGN FILES (INCLUDING ANY ANY MODIFIED VERSIONS THEREOF) AND ANY ACCOMPANYING WRITTEN MATERIALS.


To the maximum extent permitted by applicable law, IN NO EVENT SHALL NXP BE LIABLE FOR ANY DAMAGES WHATSOEVER (INCLUDING WITHOUT LIMITATION, DAMAGES FOR LOSS OF BUSINESS PROFITS, BUSINESS INTERRUPTION, LOSS OF BUSINESS INFORMATION, OR OTHER PECUNIARY LOSS) ARISING OF THE USE OR INABILITY TO USE THESE DESIGN FILES.

NXP Semiconductors assumes no responsibility for the maintenance and support of the PCB design files.

NXP, the NXP logo, Freescale and the Freescale logo are trademarks of NXP Semiconductors Netherlands B.V.

LS1046ARDB-PB

		Digital Networking Product Group 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
© NXP SEMICONDUCTORS		Classification: Public	
Designer: Paul Gan	Drawing Title: LS1046ARDB-PB		
Drawn by: Paul Gan	Page Title: COVER PAGE		
Approved: Tom Sun	Size C	Document Number SCH-29142 PDF: SPF-29142	Rev C
Date: Friday, March 19, 2021	Sheet 1 of 24		




Default Switch Setting

REF DES	SWITCH(DEFAULT)	PAGE NAME
SW5	1-8: 00100010	PAGE18-CPLD & DIP SW
SW4	1-8: 00111011	PAGE18-CPLD & DIP SW
SW3	1-8: 01000110	PAGE18-CPLD & DIP SW
SW2	OFF	PAGE21-PS (5V&PA&MISC)





Default Jumper Setting


REF DES	JUMPER(DEFAULT)	PAGE NAME
J26	1-2	PAGE06-CMSIS-DAP
J14	1-2	PAGE24-USB
J19	1-2	PAGE15-SERDES & PCIE&SATA
J18	1-2	PAGE20-CPU POWER (VDD&GND&NC)
J30	1-2	PAGE21-PS (5V&PA&MISC)
J29	7-8	PAGE21-PS (5V&PA&MISC)







ICAP Classification: CP: _____ I/O: _____ PURB: X	
Drawing Title: LS1046ARDB-PB	
Page Title: NOTES	
Size C	Document Number SCH-29142 PDF: SPP-29142
Date: Friday, March 19, 2021	Sheet 2 of 24

OVDD-1.8V







ICAP Classification:	CP:	I/O:	PUBL: X
Drawing Title:	LS1046ARB-PB		
Page Title:	CPU MISC		
Size C	Document Number	SCH-29142 PDF: SPP-29142	Rev C
Date:	Friday, March 19, 2021	Sheet	5 of 24



ICAP Classification:	CP:	I/O:	PUBL: X
Drawing Title:	LS1046RADB-PB		
Page Title:	CMSIS-DAP		
Size C	Document Number	SCH-29142 PDF: SPP-29142	Rev C
Date:	Friday, March 19, 2021	Sheet	6 of 24



ICAP Classification:	CP:	I/O:	PUBL: X
Drawing Title: LS1046ARDB-PB			
Page Title: UART			
Size C	Document Number SCH-29142 PDF: SPP-29142	Rev C	
Date: Friday, March 19, 2021	Sheet 7 of 24		




1588 TEST HEADER





TSEC 1588 PULSE_OUT2	LVD0	1	J11	HDR_2X8	LVD0	TSEC 1588 TRIG_IN1
TSEC 1588 PULSE_OUT1	LVD0	3			LVD0	TSEC 1588 TRIG_IN2
TSEC 1588 ALARM_OUT1	LVD0	5			LVD0	RST_CRST_B
TSEC 1588 ALARM_OUT2	LVD0	7			LVD0	IEEE802.3
IEEE 1588 TRIG	LVD0	9			LVD0	IEEE802.3
IEEE 1588 TRIG	LVD0	11			LVD0	IEEE802.3

SILK = 1588 TEST



EC1 RGMII PHY (addr:1)



ICAP Classification:	CP:	I/O:	PUBL: X
Drawing Title:	LS1046ARDB-PB		
Page Title:	ETHERNET RGMII		
Size C	Document Number	SCH-29142 PDF: SPP-29142	Rev C
Date:	Friday, March 19, 2021	Sheet	8 of 24





VDD_ID = 1.8V
 CLOCK MODE = CRYSTAL
 PHY_ADDR = 0x0




NXP

ICAP Classification:	CP:	I/O:	PUBL: X
Drawing Title:	LS1046ARDB-PB		
Page Title:	ETHERNET PHY AQR113C_2		
Size	Document Number	SCH-29142 PDF: SPP-29142	Rev
C			C
Date:	Friday, March 19, 2021	Sheet	13 of 24


XFH1 RETIMER



Note:
 I2C bus (I2C1_SDA, I2C1_SCL) is disconnected to J7 by 0ohm.
 FIM28K module FT1X851D3BCL also use 0x51 address. It's
 conflict with SPD address on I2C1 bus.




ICAP Classification:	CP:	I/O:	PUBL: X
Drawing Title:	LS1046ARDB-PB		
Page Title:	ETHERNET 10G SFP+		
Size C	Document Number	SCH-29142 PDF: SFP-29142	Rev C
Date:	Friday, March 19, 2021	Sheet	14 of 24




Notes: PCIe Gen3 and SATA cannot be supported simultaneously.





MINI PCI EXPRESS1



PCI X1 EXPRESS (SD2 Lane2)




PCI X1 EXPRESS (SD2 Lane1)



NXP

ICAP Classification: CP: I/O: PUR: X
 Drawing Title: **LS1046ARDB-PB**
 Page Title: **SERDES & PCIE/SATA**
 Size C Document Number SCH-29142 PDF: SPP-29142 Rev C
 Date: Friday, March 19, 2021 Sheet 15 of 24



NXP




ICAP Classification: CP: I/O: PURL: X

Drawing Title: **LS1046ARDB-PB**




Page Title: **CLOCK**

Size C Document Number SCH-29142 PDF: SPP-29142 Rev C

Date: Friday, March 19, 2021 Sheet 16 of 24




If SDCARD (SDHC_CD_B=0):
- MUX = SDCARD
- EVDD=3.3V, SW control
If no SDCARD (SDHC_CD_B=1):
- MUX = eMMC
- EVDD = 1.8V fixed.




Note:
NC pins (A2, C1, N1) are used for layout routing convenience.




NXP

ICAP Classification: CP: I/O: PURL_X
Drawing Title: LS1046ARDB-PB
Page Title: SDHC & SPI & eMMC
Size C Document Number: SCH-29142 PDF: SPP-29142
Date: Friday, March 19, 2021 Sheet 17 of 24



Note: F12 is an option to use VDD as a source for SVDD. Refer to Datasheet and Design Checklist for future support of this feature.












Note:
 This is the pin use used for support of both LS1046A and LS1043A.
 However, when LS1046A silicon is used, only those connections
 can be removed, e.g. TA_BB_VDD is removed from LS1046A pinlist.

NXP

ICAP Classification: CP: I/O: PURL_X
 Drawing Title: **LS1046ARDB-PB**
 Page Title: **CPU POWER(VDD&GND&NC)**
 Size C Document Number SCH-29142 PDF: SPP-29142 Rev C
 Date: Friday, March 18, 2021 Sheet 20 of 24





NXP			
ICAP Classification:	CP:	I/O:	PUBL: X
Drawing Title:	LS1046ARDB-PB		
Page Title:	USB		
Size	Document Number	SCH-29142 PDF: SPP-29142	Rev
C			C
Date:	Friday, March 19, 2021	Sheet	24 of 24