
## **S9S08RNA4** Reference Manual

Supports: S9S08RNA4 and S9S08RNA2



Document Number: S9S08RNA4RM

Rev. 2, 4/2013



#### **Contents**

Sec	tion n	number Title	Page
		Chapter 1 Device Overview	
1.1	Introdu	action	23
1.2	MCU b	block diagram	24
1.3	System	n clock distribution.	25
		Chapter 2 Pins and connections	
2.1	Device	pin assignment	29
2.2	Pin fun	nctions	30
	2.2.1	Power (VDD, VSS)	30
	2.2.2	Oscillator (XTAL, EXTAL)	30
	2.2.3	External reset pin (RESET)	31
	2.2.4	Background/mode select (BKGD/MS)	32
	2.2.5	Port A input/output (I/O) pins (PTA3–PTA0)	32
	2.2.6	Port B input/output (I/O) pins (PTB7–PTB0)	32
	2.2.7	Port C input/output (I/O) pins (PTC3–PTC0)	33
	2.2.8	True open drain pins (PTB0)	33
	2.2.9	High current drive pins (PTB4, PTB5)	33
	2.2.10	Peripheral pinouts	33
		Chapter 3 Power management	
3.1	Introdu	action	35
3.2	Feature	es	35
	3.2.1	Run mode	35
	3.2.2	Wait mode	36
	3.2.3	Stop3 mode	36
	3.2.4	Active BDM enabled in stop3 mode	36
	3.2.5	LVD enabled in stop mode	37

Sec	ction r	number	Title	Page
	3.2.6	Power n	nodes behaviors	37
3.3	Low vo	oltage dete	ect (LVD) system	38
	3.3.1	Power-o	on reset (POR) operation	39
	3.3.2	LVD re	set operation	39
	3.3.3	Low-vo	oltage warning (LVW)	39
3.4	Bandg	ap referenc	ce	40
3.5	Power	manageme	ent control bits and registers	40
	3.5.1	System	Power Management Status and Control 1 Register (PMC_SPMSC1)	40
	3.5.2	System	Power Management Status and Control 2 Register (PMC_SPMSC2)	42
			Chapter 4 Memory map	
4.1	Memor	ry map		43
4.2	Reset a	and interru	pt vector assignments	44
4.3	Registe	er addresse	es and bit assignments	45
4.4	Rando	52		
4.5	Flash a	53		
	4.5.1	53		
	4.5.2	Function	n descriptions	55
		4.5.2.1	Modes of operation	55
		4.5.2.2	Flash and EEPROM memory map	55
		4.5.2.3	Flash and EEPROM initialization after system reset	56
		4.5.2.4	Flash and EEPROM command operations.	56
		4.5.2.5	Flash and EEPROM interrupts.	61
		4.5.2.6	Protection	62
		4.5.2.7	Security	65
		4.5.2.8	Flash and EEPROM commands	67
		4.5.2.9	Flash and EEPROM command summary	69
4.6	Flash a	and EEPRO	OM registers descriptions.	83
	4.6.1	Flash C	lock Divider Register (NVM_FCLKDIV)	83

Se	ction n	umber Title	Page
	4.6.2	Flash Security Register (NVM_FSEC)	84
	4.6.3	Flash CCOB Index Register (NVM_FCCOBIX)	85
	4.6.4	Flash Configuration Register (NVM_FCNFG)	86
	4.6.5	Flash Error Configuration Register (NVM_FERCNFG)	87
	4.6.6	Flash Status Register (NVM_FSTAT)	87
	4.6.7	Flash Error Status Register (NVM_FERSTAT)	88
	4.6.8	Flash Protection Register (NVM_FPROT)	89
	4.6.9	EEPROM Protection Register (NVM_EEPROT)	90
	4.6.10	Flash Common Command Object Register:High (NVM_FCCOBHI)	92
	4.6.11	Flash Common Command Object Register: Low (NVM_FCCOBLO)	92
	4.6.12	Flash Option Register (NVM_FOPT)	92
		Chapter 5 System control	
5.1	System	device identification (SDID)	95
5.2	Univers	sally unique identification (UUID)	95
5.3	Reset a	nd system initialization.	95
5.4	System	options	96
	5.4.1	SCI0 pin reassignment.	96
	5.4.2	FTM0 channels pin reassignment.	96
	5.4.3	FTM1 pin reassignment	96
5.5	System	interconnection	96
	5.5.1	ACMP output selection	97
	5.5.2	SCI0 TxD modulation	97
	5.5.3	SCI0 RxD capture	98
	5.5.4	SCI0 RxD filter	98
	5.5.5	RTC capture	99
	5.5.6	ADC hardware trigger	99
5.6	System	Control Registers	100
	5.6.1	System Reset Status Register (SYS_SRS)	100

Sec	tion n	Page	
	5.6.2	System Background Debug Force Reset Register (SYS_SBDFR)	102
	5.6.3	System Device Identification Register: High (SYS_SDIDH)	103
	5.6.4	System Device Identification Register: Low (SYS_SDIDL)	103
	5.6.5	System Options Register 1 (SYS_SOPT1)	104
	5.6.6	System Options Register 2 (SYS_SOPT2)	105
	5.6.7	System Options Register 3 (SYS_SOPT3)	106
	5.6.8	Illegal Address Register: High (SYS_ILLAH)	107
	5.6.9	Illegal Address Register: Low (SYS_ILLAL)	107
	5.6.10	Universally Unique Identifier Register 1 (SYS_UUID1)	108
	5.6.11	Universally Unique Identifier Register 2 (SYS_UUID2)	108
	5.6.12	Universally Unique Identifier Register 3 (SYS_UUID3)	109
	5.6.13	Universally Unique Identifier Register 4 (SYS_UUID4)	109
	5.6.14	Universally Unique Identifier Register 5 (SYS_UUID5)	110
	5.6.15	Universally Unique Identifier Register 6 (SYS_UUID6)	110
	5.6.16	Universally Unique Identifier Register 7 (SYS_UUID7)	111
	5.6.17	Universally Unique Identifier Register 8 (SYS_UUID8)	111
		Chapter 6 Parallel input/output	
6.1	Introduc	ction	113
6.2	Port dat	ta and data direction	115
6.3	Internal	pullup enable	115
6.4	Input gl	litch filter setting	116
6.5	High cu	ırrent drive	116
6.6	Pin beh	avior in stop mode	116
6.7	Port dat	ta registers	116
	6.7.1	Port A Data Register (PORT_PTAD)	117
	6.7.2	Port B Data Register (PORT_PTBD)	118
	6.7.3	Port C Data Register (PORT_PTCD)	118
	6.7.4	Port High Drive Enable Register (PORT_HDRVE)	119

Sec	ction n	umber	Title	Page
	6.7.5	Port A C	Output Enable Register (PORT_PTAOE)	119
	6.7.6	Port B C	Output Enable Register (PORT_PTBOE)	120
	6.7.7	Port C C	Output Enable Register (PORT_PTCOE)	121
	6.7.8	Port A I	Input Enable Register (PORT_PTAIE)	122
	6.7.9	Port B I	nput Enable Register (PORT_PTBIE)	123
	6.7.10	Port C I	nput Enable Register (PORT_PTCIE)	124
	6.7.11	Port Filt	ter Register 0 (PORT_IOFLT0)	125
	6.7.12	Port Filt	ter Register 2 (PORT_IOFLT2)	126
	6.7.13	Port Clo	ock Division Register (PORT_FCLKDIV)	126
	6.7.14	Port A F	Pullup Enable Register (PORT_PTAPE)	127
	6.7.15	Port B P	Pullup Enable Register (PORT_PTBPE)	128
	6.7.16	Port C P	Pullup Enable Register (PORT_PTCPE)	130
			Chapter 7 Clock management	
7.1	Clock n	nodule		131
7.2	Internal	clock sou	urce (ICS)	131
	7.2.1	Function	n description	132
		7.2.1.1	Bus frequency divider	133
		7.2.1.2	Low power bit usage	133
		7.2.1.3	Internal reference clock (ICSIRCLK)	133
		7.2.1.4	Fixed frequency clock (ICSFFCLK)	134
		7.2.1.5	BDC clock	135
	7.2.2	Modes o	of operation	135
		7.2.2.1	FLL engaged internal (FEI)	136
		7.2.2.2	FLL engaged external (FEE)	136
		7.2.2.3	FLL bypassed internal (FBI)	136
		7.2.2.4	FLL bypassed internal low power (FBILP)	137
		7.2.2.5	FLL bypassed external (FBE)	137
		7.2.2.6	FLL bypassed external low power (FBELP)	138

Sed	ction n	umber	Title	Page	
		7.2.2.7	Stop (STOP)	138	
	7.2.3	FLL lock	k and clock monitor	139	
		7.2.3.1	FLL clock lock	139	
		7.2.3.2	External reference clock monitor	139	
7.3	Initialia	zation / app	plication information	139	
	7.3.1	Initializi	ing FEI mode	140	
	7.3.2	Initializi	ing FBI mode	140	
	7.3.3	Initializi	ing FEE mode	140	
	7.3.4	Initializi	ing FBE mode	141	
	7.3.5	External	l oscillator (OSC)	141	
		7.3.5.1	Bypass mode	142	
		7.3.5.2	Low-power configuration	142	
		7.3.5.3	High-gain configuration.	143	
		7.3.5.4	Initializing external oscillator for peripherals	143	
7.4	1 kHz l	ow-power	oscillator (LPO)	144	
7.5	Periphe	eral clock g	gating	144	
7.6	ICS control registers			144	
	7.6.1	145			
	7.6.2	ICS Con	ntrol Register 2 (ICS_C2)	146	
	7.6.3	ICS Con	ntrol Register 3 (ICS_C3)	147	
	7.6.4	7.6.4 ICS Control Register 4 (ICS_C4)		147	
	7.6.5	ICS Stat	tus Register (ICS_S)	148	
	7.6.6	OSC Sta	atus and Control Register (ICS_OSCSC)	149	
7.7	System	clock gati	ing control registers	150	
	7.7.1	System (	Clock Gating Control 1 Register (SCG_C1)	151	
	7.7.2	System (	Clock Gating Control 2 Register (SCG_C2)		
	7.7.3	System (	Clock Gating Control 3 Register (SCG_C3)	153	
	7.7.4	7.7.4 System Clock Gating Control 4 Register (SCG_C4)			

## Chapter 8 Chip configurations

8.1	Introduction				
8.2	Core me	odules	155		
	8.2.1	Central processor unit (CPU)	155		
	8.2.2	Debug module (DBG)	155		
8.3	System	modules	156		
	8.3.1	Watchdog (WDOG)	156		
8.4	Clock n	nodule	156		
8.5	Memory	y	157		
	8.5.1	Random-access-memory (RAM)	157		
	8.5.2	Non-volatile memory (NVM)	157		
8.6	Power r	modules	157		
8.7	Timers.		158		
	8.7.1	FlexTimer module (FTM)	158		
		8.7.1.1 FTM0 interconnection	158		
	8.7.2	Real-time counter (RTC)	158		
8.8	Communication interfaces.				
	8.8.1	Serial communications interface (SCI)	159		
		8.8.1.1 SCI0 infrared functions.	159		
8.9	Analog.	Analog16			
	8.9.1	Analog-to-digital converter (ADC)	160		
		8.9.1.1 ADC channel assignments	160		
		8.9.1.2 Alternate clock	161		
		8.9.1.3 Hardware trigger	161		
		8.9.1.4 Temperature sensor	162		
8.10	Human-	-machine interfaces HMI.	163		
	8.10.1	Keyboard interrupts (KBI)	163		

## Chapter 9 Central processor unit

9.1	Introdu	action	165
	9.1.1	Features	165
9.2	Prograi	mmer's Model and CPU Registers	166
	9.2.1	Accumulator (A)	166
	9.2.2	Index Register (H:X)	167
	9.2.3	Stack Pointer (SP)	167
	9.2.4	Program Counter (PC)	168
	9.2.5	Condition Code Register (CCR)	168
9.3	Addres	ssing Modes	169
	9.3.1	Inherent Addressing Mode (INH)	170
	9.3.2	Relative Addressing Mode (REL)	170
	9.3.3	Immediate Addressing Mode (IMM)	170
	9.3.4	Direct Addressing Mode (DIR)	171
	9.3.5	Extended Addressing Mode (EXT)	171
	9.3.6	Indexed Addressing Mode	172
		9.3.6.1 Indexed, No Offset (IX)	172
		9.3.6.2 Indexed, No Offset with Post Increment (IX+)	172
		9.3.6.3 Indexed, 8-Bit Offset (IX1)	172
		9.3.6.4 Indexed, 8-Bit Offset with Post Increment (IX1+)	173
		9.3.6.5 Indexed, 16-Bit Offset (IX2)	173
		9.3.6.6 SP-Relative, 8-Bit Offset (SP1)	173
		9.3.6.7 SP-Relative, 16-Bit Offset (SP2)	174
	9.3.7	Memory to memory Addressing Mode	174
		9.3.7.1 Direct to Direct	174
		9.3.7.2 Immediate to Direct	175
		9.3.7.3 Indexed to Direct, Post Increment	175
		9.3.7.4 Direct to Indexed, Post-Increment	175

Sec	tion n	number Title	Page
9.4	Operati	ion modes	175
	9.4.1	Stop mode	175
	9.4.2	Wait mode	176
	9.4.3	Background mode	176
	9.4.4	Security mode	177
9.5	HCS08	3 V6 Opcodes	179
9.6	Special	Operations	179
	9.6.1	Reset Sequence	179
	9.6.2	Interrupt Sequence	179
9.7	Instruct	tion Set Summary	181
		Chapter 10 Keyboard Interrupts (KBI)	
10.1	Introdu	ection	193
	10.1.1	Features	193
	10.1.2	Modes of Operation	193
		10.1.2.1 KBI in Wait Mode	193
		10.1.2.2 KBI in Stop Modes	194
		10.1.2.3 KBI in Active Background Mode	194
	10.1.3	Block Diagram	194
10.2	Externa	al Signals Description	195
10.3	Registe	er Definition	195
10.4	Memor	ry Map and Registers	195
	10.4.1	KBI Status and Control Register (KBIx_SC)	196
	10.4.2	KBIx Pin Enable Register (KBIx_PE)	196
	10.4.3	KBIx Edge Select Register (KBIx_ES)	197
10.5	Function	onal Description	197
	10.5.1	Edge-Only Sensitivity	198
	10.5.2	Edge and Level Sensitivity	198
	10.5.3	KBI Pullup Resistor	198

Sec	tion n	umber Title	Page
	10.5.4	KBI Initialization	198
		Chapter 11 FlexTimer Module (FTM)	
11.1	Introduc	ction	201
	11.1.1	FlexTimer philosophy	201
	11.1.2	Features	201
	11.1.3	Modes of operation	
	11.1.4	Block diagram.	
11.2	Signal d	lescription	
	11.2.1	EXTCLK — FTM external clock	204
	11.2.2	CHn — FTM channel (n) I/O pin	204
11.3	Memory	y map and register definition	204
	11.3.1	Module memory map	204
	11.3.2	Register descriptions.	204
	11.3.3	Status and Control (FTMx_SC)	
	11.3.4	Counter High (FTMx_CNTH)	207
	11.3.5	Counter Low (FTMx_CNTL)	207
	11.3.6	Modulo High (FTMx_MODH)	208
	11.3.7	Modulo Low (FTMx_MODL)	209
	11.3.8	Channel Status and Control (FTMx_CnSC)	209
	11.3.9	Channel Value High (FTMx_CnVH)	210
	11.3.10	Channel Value Low (FTMx_CnVL)	212
11.4	Function	nal Description.	212
	11.4.1	Clock Source	213
		11.4.1.1 Counter Clock Source	213
	11.4.2	Prescaler	213
	11.4.3	Counter	214
		11.4.3.1 Up counting	214
		11.4.3.2 Up-down counting	214

Section	number	Title	Page
	11.4.3.3	Free running counter	215
	11.4.3.4	Counter reset	216
11.4	.4 Input capt	ture mode	216
11.4	.5 Output co	ompare mode	217
11.4	.6 Edge-alig	ned PWM (EPWM) mode	218
11.4	.7 Center-ali	igned PWM (CPWM) mode	220
11.4	.8 Update of	f the registers with write buffers	222
	11.4.8.1	MODH:L registers	222
	11.4.8.2	CnVH:L registers	
11.4	.9 BDM mod	de	223
11.5 Rese	et overview		223
11.6 FTM	I Interrupts		225
11.6	.1 Timer ove	erflow interrupt	
11.6	.2 Channel (	(n) interrupt	
		Chapter 12 Real-time counter (RTC)	
12.1 Intro	oduction		227
12.1	.1 RTC clock	k sources.	227
12.1	.2 RTC mod	les of operation.	227
12.1	.3 RTC clock	k gating	
12.2 Feat	ures		
12.2	.1 Modes of	operation	228
	12.2.1.1	Wait mode	228
	12.2.1.2	Stop modes	228
12.2	.2 Block dia	gram	228
12.3 Regi	ister definition.		229
12.3	.1 RTC Statu	us and Control Register 1 (RTC_SC1)	230
12.3	.2 RTC Statu	us and Control Register 2 (RTC_SC2)	230
12.3	.3 RTC Mod	dulo Register: High (RTC_MODH)	231

Sec	tion n	umber Title	Page
	12.3.4	RTC Modulo Register: Low (RTC_MODL)	232
	12.3.5	RTC Counter Register: High (RTC_CNTH)	232
	12.3.6	RTC Counter Register: Low (RTC_CNTL)	233
12.4	Function	nal description	233
	12.4.1	RTC operation example	234
12.5	Initializ	ation/application information	235
		Chapter 13 Serial communications interface (SCI)	
13.1	Introduc	ction	237
	13.1.1	Features	237
	13.1.2	Modes of operation	237
	13.1.3	Block diagram	238
13.2	Register	r definition	240
	13.2.1	SCI Baud Rate Register: High (SCIx_BDH)	240
	13.2.2	SCI Baud Rate Register: Low (SCIx_BDL)	241
	13.2.3	SCI Control Register 1 (SCIx_C1)	242
	13.2.4	SCI Control Register 2 (SCIx_C2)	243
	13.2.5	SCI Status Register 1 (SCIx_S1)	244
	13.2.6	SCI Status Register 2 (SCIx_S2)	246
	13.2.7	SCI Control Register 3 (SCIx_C3)	248
	13.2.8	SCI Data Register (SCIx_D)	249
13.3	Function	nal description	250
	13.3.1	Baud rate generation.	250
	13.3.2	Transmitter functional description.	251
		13.3.2.1 Send break and queued idle	251
	13.3.3	Receiver functional description.	252
		13.3.3.1 Data sampling technique	253
		13.3.3.2 Receiver wakeup operation	254
	13.3.4	Interrupts and status flags	255

Section	on nu	umber Title	Page
13	3.3.5	Baud rate tolerance	256
		13.3.5.1 Slow data tolerance	257
		13.3.5.2 Fast data tolerance	258
13	3.3.6	Additional SCI functions	259
		13.3.6.1 8- and 9-bit data modes	259
		13.3.6.2 Stop mode operation	259
		13.3.6.3 Loop mode	
		13.3.6.4 Single-wire operation.	
		Chapter 14 Analog-to-digital converter (ADC)	
14.1 In	ntroduc	ction	261
14	4.1.1	Features	261
14	4.1.2	Block Diagram	
14.2 E	xternal	l Signal Description	
14	4.2.1	Analog Power (VDDA)	
14	4.2.2	Analog Ground (VSSA)	
14	4.2.3	Voltage Reference High (VREFH)	263
14	4.2.4	Voltage Reference Low (VREFL)	
14	4.2.5	Analog Channel Inputs (ADx)	263
14.3 F	unction	nal description	264
14	4.3.1	Clock select and divide control	264
14	4.3.2	Input select and pin control.	
14	4.3.3	Hardware trigger	
14	4.3.4	Conversion control.	
		14.3.4.1 Initiating conversions	266
		14.3.4.2 Completing conversions	266
		14.3.4.3 Aborting conversions	267
		14.3.4.4 Power control.	268
		14.3.4.5 Sample time and total conversion time	268

Secti	ion nu	umber Title	Page
1	4.3.5	Automatic compare function	269
1	4.3.6	FIFO operation	270
1	4.3.7	MCU wait mode operation	273
1	4.3.8	MCU Stop3 mode operation	274
		14.3.8.1 Stop3 mode with ADACK disabled	274
		14.3.8.2 Stop3 mode with ADACK enabled	274
14.4 I	nitializa	ation information	275
1	4.4.1	ADC module initialization example	275
		14.4.1.1 Initialization sequence.	275
		14.4.1.2 Pseudo-code example	276
1	4.4.2	ADC FIFO module initialization example	276
		14.4.2.1 Pseudo-code example	277
14.5 A	Applicat	tion information	278
1	4.5.1	External pins and routing.	278
		14.5.1.1 Analog supply pins	278
		14.5.1.2 Analog reference pins	278
		14.5.1.3 Analog input pins	279
1	4.5.2	Sources of error	280
		14.5.2.1 Sampling error	280
		14.5.2.2 Pin leakage error	280
		14.5.2.3 Noise-induced errors	280
		14.5.2.4 Code width and quantization error	281
		14.5.2.5 Linearity errors	282
		14.5.2.6 Code jitter, non-monotonicity, and missing codes	282
14.6 A	ADC Co	ontrol Registers	283
1	4.6.1	Status and Control Register 1 (ADC_SC1)	284
1	4.6.2	Status and Control Register 2 (ADC_SC2)	285
1	4.6.3	Status and Control Register 3 (ADC_SC3)	286
1	4.6.4	Status and Control Register 4 (ADC_SC4)	287

Sect	ion n	umber Title	Page
	14.6.5	Conversion Result High Register (ADC_RH)	288
	14.6.6	Conversion Result Low Register (ADC_RL)	289
	14.6.7	Compare Value High Register (ADC_CVH)	290
	14.6.8	Compare Value Low Register (ADC_CVL)	290
	14.6.9	Pin Control 1 Register (ADC_APCTL1)	291
		Chapter 15 Analog comparator (ACMP)	
15.1	Introdu	ction	293
	15.1.1	Features	293
	15.1.2	Modes of operation	293
		15.1.2.1 Operation in wait mode	294
		15.1.2.2 Operation in Stop3 mode	294
		15.1.2.3 Operation in debug mode	294
	15.1.3	Block diagram	294
15.2	Memor	y map and register definition	295
	15.2.1	ACMP Control and Status Register (ACMP_CS)	295
	15.2.2	ACMP Control Register 0 (ACMP_C0)	296
	15.2.3	ACMP Control Register 1 (ACMP_C1)	297
	15.2.4	ACMP Control Register 2 (ACMP_C2)	298
15.3	Functio	onal description	298
15.4	Setup a	nd operation of ACMP	299
15.5	Resets		299
15.6	Interrup	pts	299
		Chapter 16 Watchdog (WDOG)	
16.1	Introdu	ction	301
	16.1.1	Features	301
	16.1.2	Block diagram	302

Section n	umber Title	Page
16.2 Memor	ry map and register definition	303
16.2.1	Watchdog Control and Status Register 1 (WDOG_CS1)	303
16.2.2	Watchdog Control and Status Register 2 (WDOG_CS2)	305
16.2.3	Watchdog Counter Register: High (WDOG_CNTH)	306
16.2.4	Watchdog Counter Register: Low (WDOG_CNTL)	306
16.2.5	Watchdog Timeout Value Register: High (WDOG_TOVALH)	307
16.2.6	Watchdog Timeout Value Register: Low (WDOG_TOVALL)	307
16.2.7	Watchdog Window Register: High (WDOG_WINH)	308
16.2.8	Watchdog Window Register: Low (WDOG_WINL)	308
16.3 Function	onal description.	309
16.3.1	Watchdog refresh mechanism.	309
	16.3.1.1 Window mode	310
	16.3.1.2 Refreshing the Watchdog	310
	16.3.1.3 Example code: Refreshing the Watchdog	311
16.3.2	Configuring the Watchdog	311
	16.3.2.1 Reconfiguring the Watchdog	311
	16.3.2.2 Unlocking the Watchdog	312
	16.3.2.3 Example code: Reconfiguring the Watchdog	312
16.3.3	Clock source	312
16.3.4	Using interrupts to delay resets	314
16.3.5	Backup reset	314
16.3.6	Functionality in debug and low-power modes	314
16.3.7	Fast testing of the watchdog	315
	16.3.7.1 Testing each byte of the counter	315
	16.3.7.2 Entering user mode	316
	Chapter 17 Development support	
17.1 Introdu	oction	317
17.1.1	Forcing active background	317

tion n	umber Title	Page	
17.1.2	Features	317	
Backgro	ound debug controller (BDC)	318	
17.2.1	BKGD pin description	319	
17.2.2	Communication details.	320	
17.2.3	BDC commands	322	
17.2.4	BDC hardware breakpoint	325	
On-chip	p debug system (DBG)	325	
17.3.1	Comparators A and B	326	
17.3.2	Bus capture information and FIFO operation	326	
17.3.3	Change-of-flow information.	327	
17.3.4	Tag vs. force breakpoints and triggers	328	
17.3.5	Trigger modes	329	
17.3.6	Hardware breakpoints.	330	
Memor	y map and register description	331	
17.4.1	BDC Status and Control Register (BDC_SCR)	331	
17.4.2	BDC Breakpoint Match Register: High (BDC_BKPTH)	333	
17.4.3	BDC Breakpoint Register: Low (BDC_BKPTL)	334	
17.4.4	System Background Debug Force Reset Register (BDC_SBDFR)	334	
	Chapter 18 Debug module (DBG)		
Introdu	ction	337	
18.1.1	Features	337	
18.1.2	Modes of operation	338	
18.1.3	Block diagram	338	
Signal	description	339	
Memor	y map and registers	339	
18.3.1	Debug Comparator A High Register (DBG_CAH)	340	
18.3.2	Debug Comparator A Low Register (DBG_CAL)	341	
18.3.3	Debug Comparator B High Register (DBG_CBH)	342	
	17.3.4 17.3.5 17.3.6 Memor 17.4.1 17.4.2 17.4.3 17.4.4 Introduction 18.1.1 18.1.2 18.1.3 Signal of Memor 18.3.1 18.3.2	17.3.4 Tag vs. force breakpoints and triggers	

Sec	tion nu	umber Title	Page
	18.3.4	Debug Comparator B Low Register (DBG_CBL)	342
	18.3.5	Debug Comparator C High Register (DBG_CCH)	343
	18.3.6	Debug Comparator C Low Register (DBG_CCL)	344
	18.3.7	Debug FIFO High Register (DBG_FH)	344
	18.3.8	Debug FIFO Low Register (DBG_FL)	345
	18.3.9	Debug Comparator A Extension Register (DBG_CAX)	346
	18.3.10	Debug Comparator B Extension Register (DBG_CBX)	347
	18.3.11	Debug Comparator C Extension Register (DBG_CCX)	348
	18.3.12	Debug FIFO Extended Information Register (DBG_FX)	349
	18.3.13	Debug Control Register (DBG_C)	349
	18.3.14	Debug Trigger Register (DBG_T)	350
	18.3.15	Debug Status Register (DBG_S)	352
	18.3.16	Debug Count Status Register (DBG_CNT)	353
18.4	Function	nal description	354
	18.4.1	Comparator	354
		18.4.1.1 RWA and RWAEN in full modes	354
		18.4.1.2 Comparator C in loop1 capture mode	354
	18.4.2	Breakpoints	355
		18.4.2.1 Hardware breakpoints	355
	18.4.3	Trigger selection.	356
	18.4.4	Trigger break control (TBC)	356
		18.4.4.1 Begin- and end-trigger	357
		18.4.4.2 Arming the DBG module	357
		18.4.4.3 Trigger modes	358
	18.4.5	FIFO	360
		18.4.5.1 Storing data in FIFO	361
		18.4.5.2 Storing with begin-trigger	361
		18.4.5.3 Storing with end-trigger	361
		18.4.5.4 Reading data from FIFO	361

Section number		Title	Page
18.4.6	Interrupt priority		362
18.5 Resets			363

# **Chapter 1 Device Overview**

#### 1.1 Introduction

These devices are members of the low-cost, high-performance HCS08 family of 8-bit microcontroller units (MCUs). All MCUs in the family use the enhanced HCS08 central processor unit and are available with a variety of modules, memory sizes and types, and package types. The following table summarizes the peripheral availability per package type for the devices available.

Table 1-1. Memory and package availability

Feature	S9S08RN4
Flash size (bytes)	4,096
EEPROM size (bytes)	128
RAM size (bytes)	512
LQFP-48	Yes
LQFP-32	Yes
SOIC-20	Yes
TSSOP-20	Yes
TSSOP-16	Yes

Table 1-2. Feature availability

Pin number	20-pin	16-pin	8-pin	
Bus frequency (MHz)	20	20	20	
WDOG		Yes		
DBG		Yes		
IPC		Yes		
ICS		Yes		
XOSC		Yes		
RTC	Yes			
SCI0	Yes			

Table continues on the next page...

23


#### MCU block diagram

Table 1-2. Feature availability (continued)

Pin number	20-pin	16-pin	8-pin
ACMP		Yes	
FTM0 channels	2-ch	2-ch	2-ch
FTM1 channels	2-ch	2-ch	1-ch
ADC	8	8	4
KBI pins	8	8	4
GPIO	18	14	6

## 1.2 MCU block diagram

The block diagram below shows the structure of the MCUs.



1. PTB0 operates as true open drain when working as output. 2. PTB4 and PTB5 can provide high sink/source current drive.

Figure 1-1. MCU block diagram

### 1.3 System clock distribution

These series contain three on-chip clock sources:

• Internal clock source (ICS) module — The main clock source generator providing bus clock and other reference clocks to peripherals

#### System clock distribution

- External oscillator (XOSC) module The external oscillator providing reference clock to internal clock source (ICS), the real-time clock counter clock module (RTC) and other MCU sub-systems.
- Low-power oscillator (LPO) module The on-chip low-power oscillator providing 1 kHz reference clock to RTC and watchdog (WDOG).

#### **NOTE**

For this device, the system clock is the bus clock.

The following figure shows a simplified clock connection diagram.




Figure 1-2. System clock distribution diagram

The clock system supplies:


- ICSCLK(BUS) This up to 20 MHz clock source is used as the bus clock that is the reference to CPU and all peripherals. Control bits in the ICS control registers determine which of three clock sources is connected:
  - Internal reference clock
  - External reference clock
  - Frequency-locked loop (FLL) output
- ICSLCLK This clock source is derived from the digitally controlled oscillator (DCO) of the ICS when the ICS is configured to run off of the internal or external reference clock. Development tools can select this internal self-clocked source (8 MHz) to speed up BDC communications in systems where the bus clock is slow.

- ICSIRCLK This is the internal reference clock and can be selected as the clock source to the WDOG module.
- ICSFFCLK This generates the fixed frequency clock (FFCLK) after being synchronized to the bus clock. It can be selected as clock source to the FTM modules. The frequency of the ICSFFCLK is determined by the setting of the ICS.
- LPOCLK This clock is generated from an internal low power oscillator (≈1 kHz) that is completely independent of the ICS module. The LPOCLK can be selected as the clock source to the RTC or WDOG modules.
- OSCOUT This is the direct output of the external oscillator module and can be selected as the clock source for RTC, WDOG and ADC.
- TCLK1 This is an optional external clock source for the FTM1 module. The TCLK1 must be limited to 1/4th frequency of the bus clock for synchronization.

System clock distribution

# **Chapter 2 Pins and connections**


#### 2.1 Device pin assignment



Pins in  $\boldsymbol{bold}$  are not available on less pin-count packages.

- 1. High source/sink current pins
- 2. True open drain pins

Figure 2-1. S9S08RNA4 20-pin TSSOP and SOIC packages



Pins in **bold** are not available on less pin-count packages.

- 1. High source/sink current pins
- 2. True open drain pins

Figure 2-2. S9S08RNA4 16-pin TSSOP package

#### 2.2 Pin functions

#### 2.2.1 Power (V<sub>DD</sub>, V<sub>SS</sub>)

 $V_{DD}$  and  $V_{SS}$  are the primary power supply pins for the MCU. This voltage source supplies power to all I/O buffer circuitry and to an internal voltage regulator. The internal voltage regulator provides a regulated lower-voltage source to the CPU and to the MCU's other internal circuitry.

Typically, application systems have two separate capacitors across the power pins. In this case, there should be a bulk electrolytic capacitor, such as a 10  $\mu$ F tantalum capacitor, that provides bulk charge storage for the overall system and a 0.1  $\mu$ F ceramic bypass capacitor located as near to the paired  $V_{DD}$  and  $V_{SS}$  power pins as practical to suppress high-frequency noise.




Figure 2-3. Power supply bypassing

### 2.2.2 Oscillator (XTAL, EXTAL)

The XTAL and EXTAL pins are used to provide the connections for the on-chip oscillator. The oscillator (XOSC) in this MCU is a Pierce oscillator that can accommodate a crystal or ceramic resonator. Optionally, an external clock source can be connected to the EXTAL input pin. The oscillator can be configured to run in stop3 mode.

Refer to the following figure,  $R_S$  (when used) and  $R_F$  must be low-inductance resistors such as carbon composition resistors. Wire-wound resistors, and some metal film resistors, have too much inductance. C1 and C2 normally must be high-quality ceramic capacitors that are specifically designed for high-frequency applications.




Figure 2-4. Typical crystal or resonator circuit

R<sub>F</sub> is used to provide a bias path to keep the EXTAL input in its linear range during crystal startup; its value is not generally critical. Typical systems use 1 M to 10 M. Higher values are sensitive to humidity and lower values reduce gain and (in extreme cases) could prevent startup.

C1 and C2 are typically in the 5 pF to 25 pF range and are chosen to match the requirements of a specific crystal or resonator. Take into account printed circuit board (PCB) capacitance and MCU pin capacitance when selecting C1 and C2. The crystal manufacturer typically specifies a load capacitance, which is the series combination of C1 and C2 (which are usually the same size). As a first-order approximation, use 10 pF as an estimate of combined pin and PCB capacitance for each oscillator pin (EXTAL and XTAL).

### 2.2.3 External reset pin (RESET)

A low on the  $\overline{RESET}$  pin forces the MCU to an known startup state.  $\overline{RESET}$  is bidirectional, allowing a reset of the entire system. It is driven low when any internal reset source is asserted. This pin contains an internal pullup resistor.

#### 2.2.4 Background/mode select (BKGD/MS)

During a power-on-reset (POR) or background debug force reset, the BKGD/MS pin functions as a mode select pin. Immediately after internal reset rises the pin functions as the background pin and can be used for background debug communication. While the pin functions as a background/mode selection pin, it includes an internal pullup device and a standard output driver.

If this pin is floating, the MCU will enter normal operating mode at the rising edge of reset. If a debug system is connected to the 6-pin standard background debug header, it can hold BKGD/MS low during the POR or immediately after issuing a background debug force reset, which will force the MCU into active background mode.

The BKGD pin is used primarily for background debug controller (BDC) communications using a custom protocol that uses 16 clock cycles of the target MCU's BDC clock per bit time. The target MCU's BDC clock can run as fast as the bus clock, so there should never be any significant capacitance connected to the BKGD/MS pin that interferes with background serial communications.

Although the BKGD pin is a pseudo open-drain pin, the background debug communication protocol provides brief, actively driven, high speedup pulses to ensure fast rise time. Small capacitances from cables and the absolute value of the internal pullup device play almost no role in determining rise and fall time on the BKGD pin.

#### 2.2.5 Port A input/output (I/O) pins (PTA3-PTA0)

PTA3–PTA0 are general-purpose, bidirectional I/O port pins. These port pins also have selectable pullup devices when configured for input mode. The pulling devices are disengaged when configured for output mode.

#### 2.2.6 Port B input/output (I/O) pins (PTB7-PTB0)

PTB7–PTB0 are general-purpose, bidirectional I/O port pins. These port pins also have selectable pullup devices when configured for input mode, the pullup devices are selectable on an individual port bit basis. The pulling devices are disengaged when configured for output mode.

PTB0 provide true open drain when operated as output.

33

### 2.2.7 Port C input/output (I/O) pins (PTC3-PTC0)

PTC3–PTC0 are general-purpose, bidirectional I/O port pins. These port pins also have selectable pullup devices when configured for input mode, and the pullup devices are selectable on an individual port bit basis. The pulling devices are disengaged when configured for output mode.

#### 2.2.8 True open drain pins (PTB0)

in true open drain mode.

#### 2.2.9 High current drive pins (PTB4, PTB5)

When high current function is enabled, PTB4 and PTB5 can drive output current. Each high current drive pin can drive higher sink/source current than the other normal pins, please refer to data sheet for the drive capacity.

### 2.2.10 Peripheral pinouts

These MCUs support up to 35 general-purpose I/O pins, which are shared with on-chip peripheral functions (FTM, ACMP, ADC, SCI, KBI, etc.).

When a port pin is configured as general-purpose input, or when a peripheral uses the port pin as an input, the software can enable a pullup device.

When a high current drive port pin is configured as general-purpose output or when a peripheral uses the port pin as an output, software can select alternative drive strengths.

For information about controlling these pins as general-purpose I/O pins, see the Parallel input/output. For information about how and when on-chip peripheral systems use these pins, see the appropriate module chapter.

Immediately after reset, all pins are configured as high-impedance general-purpose IO with internal pullup devices disabled.

Table 2-1. Pin availability by package pin-count

Pin Number			Lowes	st Priority <> I	lighest	
20-SOIC	16-TSSOP	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4
1	1	_	_	_	_	RESET

Table continues on the next page...

Table 2-1. Pin availability by package pin-count (continued)

Pin Number			Lowest Priority <> Highest				
20-SOIC	16-TSSOP	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4	
2	2	_	_	_	BKGD	MS	
3	3	_	_	_	_	$V_{DD}$	
4	4	_	_	_	_	V <sub>SS</sub>	
5	5	PTB7	_	_	_	EXTAL	
6	6	PTB6	_	_	_	XTAL	
7	7	PTB5 <sup>1</sup>	_	FTM1CH1	_	_	
8	8	PTB4 <sup>1</sup>	_	FTM1CH0	_	_	
9	_	PTC3	_	_	_	_	
10	_	PTC2	_	_	_	_	
11	_	PTC1	_	_	_	_	
12	_	PTC0	_	_	_	_	
13	9	PTB3	KBI0P7	_	TCLK1	ADP7	
14	10	PTB2	KBI0P6	_	_	ADP6	
15	11	PTB1	KBI0P5	TxD0	_	ADP5	
16	12	PTB0 <sup>2</sup>	KBI0P4	RxD0	TCLK0	ADP4	
17	13	PTA3	KBI0P3	FTM0CH1	TxD0	ADP3	
18	14	PTA2	KBI0P2	FTM0CH0	RxD0	ADP2	
19	15	PTA1	KBI0P1	FTM0CH1	ACMP1	ADP1	
20	16	PTA0	KBI0P0	FTM0CH0	ACMP0	ADP0	

- 1. This is a high current drive pin when operated as output. Please see High current drive for more information.
- 2. This is a true open-drain pin when operated as output.

#### **Note**

When an alternative function is first enabled, it is possible to get a spurious edge to the module. User software must clear any associated flags before interrupts are enabled. The table above illustrates the priority if multiple modules are enabled. The highest priority module will have control over the pin. Selecting a higher priority pin function with a lower priority function already enabled can cause spurious edges to the lower priority module. Disable all modules that share a pin before enabling another module.

# **Chapter 3 Power management**

#### 3.1 Introduction

The operating modes of the device are described in this chapter. Entry into each mode, exit from each mode, and functionality while in each of the modes are described.

#### 3.2 Features

These MCUs feature the following power modes:

- Run mode
- Wait mode
  - CPU shuts down to conserve power
  - Bus clocks are running
  - Full voltage regulation is maintained
- Stop3 modes
  - System clocks stopped; voltage regulator in standby
  - all internal circuits powered for fast recovery

#### 3.2.1 Run mode

This is the normal operating mode. In this mode, the CPU executes code from internal memory with execution beginning at the address fetched from memory at 0xFFFE: 0xFFFF after reset. The power supply is fully regulating and all peripherals can be active in run mode.

#### 3.2.2 Wait mode

Wait mode is entered by executing a WAIT instruction. Upon execution of the WAIT instruction, the CPU enters a low-power state in which it is not clocked. The I bit in CCR is cleared when the CPU enters the wait mode, enabling interrupts. When an interrupt request occurs, the CPU exits the wait mode and resumes processing, beginning with the stacking operations leading to the interrupt service routine.

While the MCU is in wait mode, there are some restrictions on which background debug commands can be used. Only the BACKGROUND command and memory-access-with-status commands are available when the MCU is in wait mode. The memory-access-with-status commands do not allow memory access, but they report an error indicating that the MCU is in either stop or wait mode. The BACKGROUND command can be used to wake the MCU from wait mode and enter active background mode.

#### 3.2.3 **Stop3 mode**

To enter stop3, the user must execute a STOP instruction with stop mode enabled (SOPT1[STOPE] = 1). Upon entering the stop3 mode, all of the clocks in the MCU are halted by default, but OSC clock and internal reference clock can be turned on by setting the ICS control registers. The ICS enters its standby state, as does the voltage regulator and the ADC. The states of all of the internal registers and logic, as well as the RAM content, are maintained. The I/O pin states are not latched at the pin. Instead they are maintained by virtue of the states of the internal logic driving the pins being maintained.

Exit from stop3 is done by asserting reset or through an interrupt. The interrupt include the asynchronous interrupt from the KBI pins, the SCI receive interrupt, the ADC, ACMP or LVI interrupt and the real-time interrupt.

If stop3 is exited by means of the RESET pin, then the MCU will be reset and operation will resume after taking the reset vector. Exit by means of an asynchronous interrupt or the real-time interrupt will result in the MCU taking the appropriate interrupt vector.

The LPO (≈1 kHz) for the real-time counter clock allows a wakeup from stop3 mode with no external components. When RTC\_SC2[RTCPS] is clear, the real-time counter clock function is disabled.

## 3.2.4 Active BDM enabled in stop3 mode

Entry into the active background mode from run mode is enabled if the BDC\_SCR[ENBDM] bit is set. This register is described in the development support. If BDC\_SCR[ENBDM] is set when the CPU executes a STOP instruction, the system clocks to the background debug logic remain active when the MCU enters stop mode, so background debug communication is still possible. In addition, the voltage regulator does not enter its low-power standby state but maintains full internal regulation.

Most background commands are not available in stop mode. The memory-access-with-status commands do not allow memory access, but they report an error indicating that the MCU is in either stop or wait mode. The BACKGROUND command can be used to wake the MCU from stop and enter active background mode if the BDC\_SCR[ENBDM] bit is set. After entering background debug mode, all background commands are available.

## 3.2.5 LVD enabled in stop mode

The LVD system is capable of generating either an interrupt or a reset when the supply voltage drops below the LVD voltage. If the LVD is enabled in stop (LVDE and LVDSE bits in SPMSC1 both set) at the time the CPU executes a STOP instruction, then the voltage regulator remains active during stop3 mode.

#### 3.2.6 Power modes behaviors

Executing the WAIT or STOP command puts the MCU in a low power consumption mode for standby situations. The system integration module (SIM) holds the CPU in a non-clocked state. The operation of each of these modes is described in the following subsections. Both STOP and WAIT clear the interrupt mask (I) in the condition code register, allowing interrupt to occur. The following table shows the low power mode behaviors.

Wait Mode Run Stop3 **PMC** Full regulation Full regulation Loose regulation **ICS** On On Optional on OSC On On Optional on LPO On On On CPU On Standby Standby **FLASH** On On Standby

Table 3-1. Low power mode behavior

Low voltage detect (LVD) system

Table 3-1. Low power mode behavior (continued)

Mode	Run	Wait	Stop3
RAM	On	Standby	Standby
ADC	On	On	Optional on
I/O	On	On	States held
SCI	On	On	Standby
FTM	On	On	Standby
WDOG	On	On	Standby
DBG	On	On	Standby
IPC	On	On	Standby
RTC	On	On	Optional on
LVD	On	On	Optional on

## 3.3 Low voltage detect (LVD) system

This device includes a system to protect against low voltage conditions in order to protect memory contents and control MCU system states during supply voltage variations. This system consists of a power-on reset (POR) circuit and an LVD circuit with a user selectable trip voltage, either high ( $V_{LVDH}$ ) or low ( $V_{LVDL}$ ). The LVD circuit is enabled when SPMSC1[LVDE] is set and the trip voltage is selected by SPMSC2[LVDV]. The LVD is disabled upon entering the stop modes unless the SPMSC1[LVDSE] bit is set or active BDM enabled (BDCSCR[ENBDM]=1). If SPMSC1[LVDSE] and SPMSC1[LVDE] are both set, the current consumption in stop3 with the LVD enabled will be greater.

39




Figure 3-1. Low voltage detect (LVD) block diagram

## 3.3.1 Power-on reset (POR) operation

When power is initially applied to the MCU, or when the supply voltage drops below the  $V_{POR}$  level, the POR circuit will cause a reset condition. As the supply voltage rises, the LVD circuit will hold the chip in reset until the supply has risen above the  $V_{LVDL}$  level. Both the SRS[POR] and SRS[LVD] are set following a POR.

## 3.3.2 LVD reset operation

The LVD can be configured to generate a reset upon detection of a low voltage condition by setting SPMSC1[LVDRE] to 1. After an LVD reset has occurred, the LVD system will hold the MCU in reset until the supply voltage has risen above the level determined by LVDV. The SRS[LVD] bit is set following either an LVD reset or POR.

## 3.3.3 Low-voltage warning (LVW)

The LVD system has a low voltage warning flag to indicate that the supply voltage is approaching the LVD voltage. When a low voltage condition is detected and the LVD circuit is configured for interrupt operation (SPMSC1[LVDE] set, SPMSC1[LVWIE] set), SPMSC1[LVWF] will be set and LVW interrupt will occur. There are four user-selectable trip voltages for the LVW upon each LVDV configuration. The trip voltage is selected by SPMSC2[LVWV].

## 3.4 Bandgap reference

This device includes an on-chip bandgap reference (≈1.2V) connected to ADC channel and ACMP. The bandgap reference voltage will not drop under the full operating voltage even when the operating voltage is falling. This reference voltage acts as an ideal reference voltage for accurate measurements.

## 3.5 Power management control bits and registers

#### PMC memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/ page
3040	System Power Management Status and Control 1 Register (PMC_SPMSC1)	8	R/W	1Ch	3.5.1/40
3041	System Power Management Status and Control 2 Register (PMC_SPMSC2)	8	R/W	00h	3.5.2/42

# 3.5.1 System Power Management Status and Control 1 Register (PMC\_SPMSC1)

This high page register contains status and control bits to support the low-voltage detection function, and to enable the bandgap voltage reference for use by the ADC module. This register should be written during the user's reset initialization program to set the desired controls, even if the desired settings are the same as the reset settings.

Address: 3040h base + 0h offset = 3040h



#### PMC\_SPMSC1 field descriptions


Field	Description
7 LVWF	Low-Voltage Warning Flag
	The LVWF bit indicates the low-voltage warning status.


## PMC\_SPMSC1 field descriptions (continued)

Field	Description
	<b>NOTE:</b> LVWF will be set in the case when V <sub>Supply</sub> transitions below the trip point or after reset and V <sub>Supply</sub> is already below V <sub>LVW</sub> . LVWF bit may be 1 after power on reset, therefore, to use LVW interrupt function, before enabling LVWIE, LVWF must be cleared by writing LVWACK first.
	0 Low-voltage warning is not present.
	1 Low-voltage warning is present or was present.
6 LVWACK	Low-Voltage Warning Acknowledge  If LVWF = 1, a low-voltage condition has occurred. To acknowledge this low-voltage warning, write 1 to
	LVWACK, which automatically clears LVWF to 0 if the low-voltage warning is no longer present.
5 LVWIE	Low-Voltage Warning Interrupt Enable
	This bit enables hardware interrupt requests for LVWF.
	0 Hardware interrupt disabled (use polling).
	1 Request a hardware interrupt when LVWF = 1.
4 LVDRE	Low-Voltage Detect Reset Enable
	This write-once bit enables LVD events to generate a hardware reset (provided LVDE = 1).
	NOTE: This bit can be written only one time after reset. Additional writes are ignored.
	0 LVD events do not generate hardware resets.
	1 Force an MCU reset when an enabled low-voltage detect event occurs.
3 LVDSE	Low-Voltage Detect Stop Enable
	Provided LVDE = 1, this read/write bit determines whether the low-voltage detect function operates when the MCU is in stop mode.
	0 Low-voltage detect disabled during stop mode.
	1 Low-voltage detect enabled during stop mode.
2 LVDE	Low-Voltage Detect Enable
	This write-once bit enables low-voltage detect logic and qualifies the operation of other bits in this register.
	NOTE: This bit can be written only one time after reset. Additional writes are ignored.
	0 LVD logic disabled.
	1 LVD logic enabled.
1 BGBDS	Bandgap Buffer Drive Select
	This bit is used to select the high drive mode of the bandgap buffer.
	0 Bandgap buffer enabled in low drive mode if BGBE = 1.
	1 Bandgap buffer enabled in high drive mode if BGBE = 1.
0 BGBE	Bandgap Buffer Enable
	This bit enables an internal buffer for the bandgap voltage reference for use by the ADC module on one of its internal channels.
	0 Bandgap buffer disabled.
	1 Bandgap buffer enabled.

# 3.5.2 System Power Management Status and Control 2 Register (PMC\_SPMSC2)

This register is used to report the status of the low-voltage warning function, and to configure the stop mode behavior of the MCU. This register should be written during the user's reset initialization program to set the desired controls, even if the desired settings are the same as the reset settings.





#### PMC\_SPMSC2 field descriptions

Field	Description
7	This field is reserved.
Reserved	This read-only field is reserved and always has the value 0.
6 LVDV	Low-Voltage Detect Voltage Select
	This write-once bit selects the low-voltage detect (LVD) trip point setting. See data sheet for details.
	0 Low trip point selected ( $V_{LVD} = V_{LVDL}$ ).
	1 High trip point selected ( $V_{LVD} = V_{LVDH}$ ).
5–4 LVWV	Low-Voltage Warning Voltage Select
	This bit selects the low-voltage warning (LVW) trip point voltage. See data sheet for details.
	00 Low trip point selected $(V_{LVW} = V_{LVW1})$ .
	01 Middle 1 trip point selected (V <sub>LVW</sub> = V <sub>LVW2</sub> ).
	10 Middle 2 trip point selected (V <sub>LVW</sub> = V <sub>LVW3</sub> ).
	11 High trip point selected ( $V_{LVW} = V_{LVW4}$ ).
3–0	This field is reserved.
Reserved	This read-only field is reserved and always has the value 0.

# Chapter 4 Memory map

## 4.1 Memory map

The HCS08 core processor can address 64 KB of memory space. The memory map, shown in the following figure, includes:

- User flash memory (flash)
  - S9S08RNA4: 4,096 bytes; 8 pages of 512 bytes each
  - S9S08RNA2: 2,048 bytes; 4 pages of 512 bytes each
- Random-access memory (RAM)
  - S9S08RNA4: 512 bytes
  - S9S08RNA2: 512 bytes
- Electrically erasable programmable read-only memory (EEPROM)
  - S9S08RNA4: 128 bytes; 64 pages of 2 bytes each
  - S9S08RNA2: 128 bytes; 64 pages of 2 bytes each
- Direct-page registers (0x0000 through 0x003F)
- High-page registers (0x3000 through 0x30FF)

43

#### Reset and interrupt vector assignments




Figure 4-1. Memory map

## 4.2 Reset and interrupt vector assignments

The following table shows address assignments for reset and interrupt vectors. The vector names shown in this table are the labels used in the Freescale-provided header files for the device.

Table 4-1. Reset and interrupt vectors

Address	Vector	Vector name
(high/low)	vector	vector name
0xFFB0:FFB1	NVM	Vnvm
0xFFB2:FFB3	Reserved	Reserved
0xFFB4:FFB5	KBI0	Vkbi0
0xFFB6:FFB7	Reserved	Reserved
0xFFB8:FFB9	RTC	Vrtc
0xFFBA:FFBB	Reserved	Reserved
0xFFBC:FFBD	Reserved	Reserved
0xFEBE:FFBF	Reserved	Reserved
0xFFC0:FFC1	Reserved	Reserved

Table 4-1. Reset and interrupt vectors (continued)

Address	Vestor	Vector nome
(high/low)	Vector	Vector name
0xFFC2:FFC3	Reserved	Reserved
0xFFC4:FFC5	Reserved	Reserved
0xFFC6:FFC7	Reserved	Reserved
0xFFC8:FFC9	Reserved	Reserved
0xFFCA:FFCB	Reserved	Reserved
0xFFCC:FFCD	SCI0 transmit	Vsci0txd
0xFFCE:FFCF	SCI0 receive	Vsci0rxd
0xFFD0:FFD1	SCI0 error	Vsci0err
0xFFD2:FFD3	ADC	Vadc
0xFFD4:FFD5	ACMP	Vacmp
0xFFD6:FFD7	Reserved	Reserved
0xFFD8:FFD9	Reserved	Reserved
0xFFDA:FFDB	FTM0 overflow	Vftm0ovf
0xFFDC:FFDD	FTM0 channel 1	Vftm0ch1
0xFFDE:FFDF	FTM0 channel 0	Vftm0ch0
0xFFE0:FFE1	FTM1 overflow	Vftm1ovf
0xFFE2:FFE3	FTM1 channel 1	Vftm1ch1
0xFFE4:FFE5	FTM1 channel 0	Vftm1ch0
0xFFE6:FFE7	Reserved	Reserved
0xFFE8:FFE9	Reserved	Reserved
0xFFEA:FFEB	Reserved	Reserved
0xFFEC:FFED	Reserved	Reserved
0xFFEE:FFEF	Reserved	Reserved
0xFFF0:FFF1	Reserved	Reserved
0xFFF2:FFF3	Reserved	Reserved
0xFFF4:FFF5	Reserved	Reserved
0xFFF6:FFF7	Clock loss of lock	Vclk
0xFFF8:FFF9	Low voltage warning	Vlvw
0xFFFA:FFFB	Watchdog	Vwdog
0xFFFC:FFFD	SWI	Vswi
0xFFFE:FFFF	Reset	Vreset

## 4.3 Register addresses and bit assignments

The register definitions vary in different memory sizes. The register addresses of unused peripherals are reserved. The following table shows the register availability of the devices.

Table 4-2. Peripheral registers availability

Address	Bytes	Peripheral registers
0x0000—0x0002	3	Port data
0x0010—0x0017	8	ADC
0x0020—0x002A	11	FTM0
0x002C—0x002F	4	ACMP
0x0030—0x003A	11	FTM1
0x003C—0x003C	1	KBI0
0x003E—0x003F	2	IPC
0x3000—0x300B	12	SIM
0x300C—0x300F	4	SCG
0x3010—0x301F	16	DBG
0x3020—0x302C	13	NVM
0x3030—0x3037	8	WDOG
0x3038—0x303E	7	ICS, XOSC
0x3040—0x3049	10	PMC
0x304A—0x304B	2	SYS
0x3050—0x3059	10	IPC
0x306A—0x306F	6	RTC
0x307C—0x307D	2	KBI0
0x3080—0x3087	8	SCI0
0x30AC—0x30AC	1	ADC
0x30AF—0x30AF	1	Port high drive enable
0x30B0—0x30B2	3	Port output enable
0x30B8—0x30BA	3	Port input enable
0x30EC—0x30EF	4	Port filter
0x30F0—0x30F2	3	Port pullup
0x30F8—0x30FF	8	SYS

The registers in the devices are divided into two groups:

- Direct-page registers are located in the first 64 locations in the memory map, so they can be accessed with efficient direct addressing mode instructions.
- High-page registers are used much less often, so they are located above 0x3000 in the memory map. This leaves room in the direct page for more frequently used registers and variables.

Direct-page registers can be accessed with efficient direct addressing mode instructions. Bit manipulation instructions can be used to access any bit in a direct-page register. The following table is a summary of all user-accessible direct-page registers and control bits.

The direct page registers can use the more efficient direct addressing mode, which requires only the lower byte of the address. Cells that are not associated with named bits are shaded. A shaded cell with a 0 indicates this unused bit always reads as a 0; and a shaded cell with a 1 indicates this unused bit always reads as a 1. Shaded cells with dashes indicate unused or reserved bit locations that could read as 1s or 0s.

Table 4-3. Direct-page register allocation

Address	Register name	Bit 7	6	5	4	3	2	1	Bit 0
0x0000	PORT_PTAD	_	_	_	_	PTAD3	PTAD2	PTAD1	PTAD0
0x0001	PORT_PTBD	PTBD7	PTBD6	PTBD5	PTBD4	PTBD3	PTBD2	PTBD1	PTBD0
0x0002	PORT_PTCD	_	_	_	_	PTCD3	PTCD2	PTCD1	PTCD0
0x0003-0x0007	Reserved	_	_	_	_	_	_	_	_
0x0008-0x000F	Reserved	_	_	_	_	_	_	_	_
0x0010	ADC_SC1	coco	AIEN	ADCO			ADCH		
0x0011	ADC_SC2	ADACT	ADTRG	ACFE	ACFGT	FEMPT Y	FFULL	_	_
0x0012	ADC_SC3	ADLPC	ΑI	DIV	ADLSM P	МС	DDE	ADI	CLK
0x0013	ADC_SC4	_	ASCAN E	ACFSEL	_	_		AFDEP	
0x0014	ADC_RH	Bit 15	14	13	12	11	10	9	Bit 8
0x0015	ADC_RL	Bit 7	6	5	4	3	2	1	Bit 0
0x0016	ADC_CVH	Bit 15	14	13	12	11	10	9	Bit 8
0x0017	ADC_CVL	Bit 7	6	5	4	3	2	1	Bit 0
0x0018-0X001F	Reserved	_	_	_	_	_	_	_	_
0x0020	FTM0_SC	TOF	TOIE	CPWMS	CLKS1	CLKS0	PS2	PS1	PS0
0x0021	FTM0_CNTH	Bit 15	14	13	12	11	10	9	Bit 8
0x0022	FTM0_CNTL	Bit 7	6	5	4	3	2	1	Bit 0
0x0023	FTM0_MODH	Bit 15	14	13	12	11	10	9	Bit 8
0x0024	FTM0_MODL	Bit 7	6	5	4	3	2	1	Bit 0
0x0025	FTM0_C0SC	CHF	CHIE	MSB	MSA	ELSB	ELSA	_	_
0x0026	FTM0_C0VH	Bit 15	14	13	12	11	10	9	Bit 8
0x0027	FTM0_C0VL	Bit 7	6	5	4	3	2	1	Bit 0
0x0028	FTM0_C1SC	CHF	CHIE	MSB	MSA	ELSB	ELSA	_	_
0x0029	FTM0_C1VH	Bit 15	14	13	12	11	10	9	Bit 8
0x002A	FTM0_C1VL	Bit 7	6	5	4	3	2	1	Bit 0
0x002B	Reserved	_	_	_	_	_	_	_	_
0x002C	ACMP_CS	ACE	HYST	ACF	ACIE	ACO	_	ACN	MOD
0x002D	ACMP_C0	_	_	ACP	SEL	_	_	ACN	ISEL
0x002E	ACMP_C1	DACEN	DACRE F						
0x002F	ACMP_C2	_	_	_	_	_	ACIPE2	ACIPE1	ACIPE0
0x0030	FTM1_SC	TOF	TOIE	CPWMS	CLKS1	CLKS0	PS2	PS1	PS0

Table 4-3. Direct-page register allocation (continued)

Address	Register name	Bit 7	6	5	4	3	2	1	Bit 0
0x0031	FTM1_CNTH	Bit 15	14	13	12	11	10	9	Bit 8
0x0032	FTM1_CNTL	Bit 7	6	5	4	3	2	1	Bit 0
0x0033	FTM1_MODH	Bit 15	14	13	12	11	10	9	Bit 8
0x0034	FTM1_MODL	Bit 7	6	5	4	3	2	1	Bit 0
0x0035	FTM1_C0SC	CHF	CHIE	MSB	MSA	ELSB	ELSA	_	_
0x0036	FTM1_C0VH	Bit 15	14	13	12	11	10	9	Bit 8
0x0037	FTM1_C0VL	Bit 7	6	5	4	3	2	1	Bit 0
0x0038	FTM1_C1SC	CHF	CHIE	MSB	MSA	ELSB	ELSA	_	_
0x0039	FTM1_C1VH	Bit 15	14	13	12	11	10	9	Bit 8
0x003A	FTM1_C1VL	Bit 7	6	5	4	3	2	1	Bit 0
0x003C	KBI0_SC	_	_	_	_	KBF	KBACK	KBIE	KBMOD
0x003D	Reserved	_	_	_	_	_	_	_	_
0x003E	IPC_SC	IPCE	_	PSE	PSF	PULIPM	_	IF	PM
0x003F	IPC_IPMPS	IPI	M3	IPI	M2	IPI	VI1	IP	МО

The following table shows the high-page register allocation

Table 4-4. High-page register allocation

Address	Register name	Bit 7	6	5	4	3	2	1	Bit 0
0x3000	SYS_SRS	POR	PIN	WDOG	ILOP	ILAD	LOC	LVD	_
0x3001	SYS_SBDFR	_	_	_	_	_	_	_	BDFR
0x3002	SYS_SDIDH	_	_	_	_	ID11	ID10	ID9	ID8
0x3003	SYS_SDIDL	ID7	ID6	ID5	ID4	ID3	ID2	ID1	ID0
0x3004	SYS_SOPT1	SCI0PS	FTM1PS	FTM0PS	_	_	_	FWAKE	STOPE
0x3005	SYS_SOPT2	TXDME	_	RXDFE	RXDCE	ACIC	RTCC	ADH	WTS
0x3006	SYS_SOPT3	_	_	FTM	CHS	_	_	_	_
0x3007-0x300B	Reserved	_	_	_	_	_	_	_	_
0x300C	SCG_C1	_	FTM1	FTM0	_	_	_	_	RTC
0x300D	SCG_C2	_	_	DBG	NVM	IPC	_	_	_
0x300E	SCG_C3	_	_	_	SCI0	_	_	_	_
0x300F	SCG_C4	ACMP	_	ADC	_	_	_	_	KBI0
0x3010	DBG_CAH	Bit 15	14	13	12	11	10	9	Bit 8
0x3011	DBG_CAL	Bit 7	6	5	4	3	2	1	Bit 0
0x3012	DBG_CBH	Bit 15	14	13	12	11	10	9	Bit 8
0x3013	DBG_CBL	Bit 7	6	5	4	3	2	1	Bit 0
0x3014	DBG_CCH	Bit 15	14	13	12	11	10	9	Bit 8
0x3015	DBG_CCL	Bit 7	6	5	4	3	2	1	Bit 0
0x3016	DBG_FH	Bit 15	14	13	12	11	10	9	Bit 8
0x3017	DBG_FL	Bit 7	6	5	4	3	2	1	Bit 0

Table 4-4. High-page register allocation (continued)

	1								
Address	Register name	Bit 7	6	5	4	3	2	1	Bit 0
0x3018	DBG_CAX	RWAEN	RWA	_	_	_	_	_	_
0x3019	DBG_CBX	RWBEN	RWB	_	_	_	_	_	_
0x301A	DBG_CCX	RWCEN	RWC	_	_	_	_	_	_
0x301B	DBG_FX	PPACC	_	_	_	_	_	_	Bit 16
0x301C	DBG_C	DBGEN	ARM	TAG	BRKEN	_	_	_	LOOP1
0x301D	DBG_T	TRGSE L	BEGIN	_	_		TF	RG	
0x301E	DBG_S	AF	BF	CF	_	_	_	_	ARMF
0x301F	DBG_CNT	_	_	_	_		CI	VT	
0x3020	NVM_FCLKDIV	FDIVLD	FDIVLC K	FDIV5	FDIV4	FDIV3	FDIV2	FDIV1	FDIV0
0x3021	NVM_FSEC	KEYEN1	KEYEN0	1	1	1	1	SEC1	SEC0
0x3022	NVM_FCCOBIX	_	_	_	_	_	CCOBIX 2	CCOBIX 1	CCOBIX 0
0x3023	Reserved	_	_	_	_	_	_	_	_
0x3024	NVM_FCNFG	CCIE	_	_	IGNSF	_	_	FDFD	FSFD
0x3025	NVM_FERCNFG	_	_	_	_	_	_	DFDIE	SFDIE
0x3026	NVM_FSTAT	CCIF	_	ACCER R	FPVIOL	MGBUS Y	_	MGSTA T1	MGSTA T0
0x3027	NVM_FERSTAT	_	_	_	_	_	_	DFDIF	SFDIF
0x3028	NVM_FPROT	FPOEN	_	FPHDIS	FPHS1	FPHS0	_	_	_
0x3029	NVM_EEPROT	DPOPE N	_	_	_	_	_	DPS1	DPS0
0x302A	NVM_FCCOBHI	CCOB1 5	CCOB1 4	CCOB1	CCOB1	CCOB1	CCOB1 0	ССОВ9	ССОВ8
0x302B	NVM_FCCOBLO	CCOB7	ССОВ6	CCOB5	CCOB4	ССОВ3	CCOB2	CCOB1	CCOB0
0x302C	NVM_FOPT	NV7	NV6	NV5	NV4	NV3	NV2	NV1	NV0
0x302D-0x302F	Reserved	_	_	_	_	_	_	_	_
0x3030	WDOG_CS1	EN	INT	UPDAT E	TS	ST .	DBG	WAIT	STOP
0x3031	WDOG_CS2	WIN	FLG	_	PRES	_	_	CI	_K
0x3032	WDOG_CNTH	Bit 15	14	13	12	11	10	9	Bit 8
0x3033	WDOG_CNTL	Bit 7	6	5	4	3	2	1	Bit 0
0x3034	WDOG_TOVALH	Bit 15	14	13	12	11	10	9	Bit 8
0x3035	WDOG_TOVALL	Bit 7	6	5	4	3	2	1	Bit 0
0x3036	WDOG_WINH	Bit 15	14	13	12	11	10	9	Bit 8
0x3037	WDOG_WINL	Bit 7	6	5	4	3	2	1	Bit 0
0x3038	ICS_C1	CL	KS		RDIV		IREFS	IRCLKE N	IREFST EN
0x3039	ICS_C2		BDIV		LP	_	_	_	_
0x303A	ICS_C3				SCT	RIM			

Table 4-4. High-page register allocation (continued)

Address	Register name	Bit 7	6	5	4	3	2	1	Bit 0
0x303B	ICS_C4	LOLIE	_	СМЕ	_	_	_	_	SCFTRI M
0x303C	ICS_S	LOLS	LOCK	_	IREFST	CLI	KST	_	_
0x303D	Reserved	_	_	_	_	_	_	_	_
0x303E	ICS_OSCSC	OSCEN	_	OSCST EN	oscos	_	RANGE	HGO	OSCINI T
0x303F	Reserved	_	_	_	_	_	_	_	_
0x3040	PMC_SPMSC1	LVWF	LVWAC K	LVWIE	LVDRE	LVDSE	LVDE	BGBDS	BGBE
0x3041	PMC_SPMSC2	_	LVDV	LV	WV	_	_	_	_
0x3042-0x3049	Reserved	_	_	_	_	_	_	_	_
0x304A	SYS_ILLAH	Bit 15	14	13	12	11	19	9	Bit 8
0x304B	SYS_ILLAL	Bit 7	6	5	4	3	2	1	Bit 0
0x304C-0x304F	Reserved	_	_	_	_	_	_	_	_
0x3050	IPC_ILRS0	IL	R3	ILI	R2	IL	R1	ILI	R0
0x3051	IPC_ILRS1	IL	R7	IL	R6	IL	R5	ILI	R4
0x3052	IPC_ILRS2	ILF	R11	ILF	R10	IL	R9	ILR8	
0x3053	IPC_ILRS3	ILF	R15	ILF	R14 ILR		R13 ILR12		- 112
0x3054	IPC_ILRS4	ILR19		ILF	R18 ILR		R17 ILR16		₹16
0x3055	IPC_ILRS5	ILR23		ILF	R22	ILR21		ILR20	
0x3056	IPC_ILRS6	ILF	R27	ILF	R26	ILR25		ILR24	
0x3057	IPC_ILRS7	ILF	R31	ILF	R30	ILR29		ILR28	
0x3058	IPC_ILRS8	ILF	R35	ILF	R34	ILR33		ILR32	
0x3059	IPC_ILRS9	ILF	R39	ILF	ILR38 ILR37		R37	ILR36	
0x305A-0x305F	Reserved	_	_	_	_	_	_	_	_
0x3060-0x3069	Reserved	_	_	_	_	_	_	_	_
0x306A	RTC_SC1	RTIF	RTIE	_	_	_	_	_	_
0x306B	RTC_SC2	RTC	LKS	_	_	_		RTCPS	
0x306C	RTC_MODH				MO	DH			
0x306D	RTC_MODL				МС	DL			
0x306E	RTC_CNTH				CN	ITH			
0x306F	RTC_CNTL	CNTL							
0x3070-0x307B	Reserved	_	_	_	_	_	_	_	_
0x307C	KBI0_PE	KBIPE7	KBIPE6	KBIPE5	KBIPE4	KBIPE3	KBIPE2	KBIPE1	KBIPE0
0x307D	KBI0_ES	KBEDG 7	KBEDG 6	KBEDG 5	KBEDG 4	KBEDG 3	KBEDG 2	KBEDG 1	KBEDG 0
0x307E-0x307F	Reserved	_	_	_	_	_	_	_	_
0x3080	SCI0_BDH	LBKDIE	RXEDGI E	SBNS	SBR12	SBR11	SBR10	SBR9	SBR8
0x3081	SCI0_BDL	SBR7	SBR6	SBR5	SBR4	SBR3	SBR2	SBR1	SBR0

Table 4-4. High-page register allocation (continued)

Address	Register name	Bit 7	6	5	4	3	2	1	Bit 0
0x3082	SCI0_C1	LOOPS	SCISWA I	RSRC	М	WAKE	ILT	PE	PT
0x3083	SCI0_C2	TIE	TCIE	RIE	ILIE	TE	RE	RWU	SBK
0x3084	SCI0_S1	TDRE	TC	RDRF	IDLE	OR	NF	FE	PF
0x3085	SCI0_S2	LBKDIF	RXEDGI F	_	RXINV	RWUID	BRK13	LBKDE	RAF
0x3086	SCI0_C3	R8	Т8	TXDIR	TXINV	ORIE	NEIE	FEIE	PEIE
0x3087	SCI0_D	D7	D6	D5	D4	D3	D2	D1	D0
0x3088-0x3097	Reserved	_	_	_	_	_	_	_	_
0x3098-0x30AB	Reserved	_	_	_	_	_	_	_	_
0x30AC	ADC_APCTL1	ADPC7	ADPC6	ADPC5	ADPC4	ADPC3	ADPC2	ADPC1	ADPC0
0x30AD-0x30AE	Reserved	_	_	_	_	_	_	_	_
0x30AF	PORT_HDRVE	_	_	_	_	_	_	PTB5	PTB4
0x30B0	PORT_PTAOE	_	_	_	_	PTAOE3	PTAOE2	PTAOE1	PTAOE0
0x30B1	PORT_PTBOE	PTBOE7	PTBOE6	PTBOE5	PTBOE4	PTBOE3	PTBOE2	PTBOE1	PTBOE0
0x30B2	PORT_PTCOE	_	_	_	_	PTCOE 3	PTCOE 2	PTCOE 1	PTCOE 0
0x30B3-0x30B7	Reserved	_	_	_	_	_	_	_	_
0x30B8	PORT_PTAIE	_	_	_	_	PTAIE3	PTAIE2	PTAIE1	PTAIE0
0x30B9	PORT_PTBIE	PTBIE7	PTBIE6	PTBIE5	PTBIE4	PTBIE3	PTBIE2	PTBIE1	PTBIE0
0x30BA	PORT_PTCIE	_	_	_	_	PTCIE3	PTCIE2	PTCIE1	PTCIE0
0x30BB-0x30BF	Reserved	_	_	_	_	_	_	_	_
0x30C0-0x30EB	Reserved	_	_	_	_	_	_	_	_
0x30EC	PORT_IOFLT0	_	_	FL	TC	FL	ТВ	FL	TA
0x30ED	Reserved	_	_	_	_	_	_	_	_
0x30EE	PORT_IOFLT2	_	_	_	_	FLTI	KBI0	FLT	RST
0x30EF	PORT_FCLKDIV		FLTDIV3			FLTDIV2			DIV1
0x30F0	PORT_PTAPE	_	_	_	_	PTAPE3	PTAPE2	PTAPE1	PTAPE0
0x30F1	PORT_PTBPE	PTBPE7	PTBPE6	PTBPE5	PTBPE4	PTBPE3	PTBPE2	PTBPE1	PTBPE0
0x30F2	PORT_PTCPE	_	_	_	_	PTCPE3	PTCPE2	PTCPE1	PTCPE0
0x30F3-0x30F7	Reserved	_	_	_	_	_	_	_	_
0x30F8	SYS_UUID1	ID63	ID62	ID61	ID60	ID59	ID58	ID57	ID56
0x30F9	SYS_UUID2	ID55	ID54	ID53	ID52	ID51	ID50	ID49	ID48
0x30FA	SYS_UUID3	ID47	ID46	ID45	ID44	ID43	ID42	ID41	ID40
0x30FB	SYS_UUID4	ID39	ID38	ID37	ID36	ID35	ID34	ID33	ID32
0x30FC	SYS_UUID5	ID31	ID30	ID29	ID28	ID27	ID26	ID25	ID24
0x30FD	SYS_UUID6	ID23	ID22	ID21	ID20	ID19	ID18	ID17	ID16
0x30FE	SYS_UUID7	ID15	ID14	ID13	ID12	ID11	ID10	ID9	ID8
0x30FF	SYS_UUID8	ID7	ID6	ID5	ID4	ID3	ID2	ID1	ID0

#### Random-access memory (RAM)

Several reserved flash memory locations, shown in the following table, are used for storing values used by several registers. These registers include an 8-byte backdoor key, NV\_BACKKEY, which can be used to gain access to secure memory resources. During reset events, the contents of NVPROT and NVOPT in the reserved flash memory are transferred into corresponding FPROT and FOPT registers in the high-page registers area to control security and block protection options

Address	Register Name	Bit 7	6	5	4	3	2	1	Bit 0
0xFF70	NV_BACKKEY0				BACK	KEY0			
0xFF71	NV_BACKKEY1				BACK	KEY1			
0xFF72	NV_BACKKEY2				BACK	KEY2			
0xFF73	NV_BACKKEY3				BACK	KEY3			
0xFF74	NV_BACKKEY4				BACK	KEY4			
0xFF75	NV_BACKKEY5				BACK	KEY5			
0xFF76	NV_BACKKEY6	BACKKEY6							
0xFF77	NV_BACKKEY7	BACKKEY7							
0xFF78	Reserved	_	_		_	_	_	_	_
0xFF79	Reserved	_	_	_	_	_	_	_	_
0xFF7A	Reserved	_	_	_	_	_	_	_	_
0xFF7B	Reserved	_	_	_	_	_	_	_	_
0xFF7C	NV_FPROT	FPOPE — FPHDIS FPH — -				_	_		
0xFF7D	NV_EEPROT	DPOPE — DPS							
0xFF7E	NV_FOPT	NV							
0xFF7F	NV_FSEC	KE	/EN	1	1	1	1	SE	C

Table 4-5. Reserved flash memory addresses

The 8-byte comparison key can be used to temporarily disengage memory security provided the key enable field, NV\_FSEC[KEYEN], is 10b. This key mechanism can be accessed only through user code running in secure memory. A security key cannot be entered directly through background debug commands. This security key can be disabled completely by programming the NV\_FSEC[KEYEN] bit to 0. If the security key is disabled, the only way to disengage security is by mass erasing the flash if needed, normally through the background debug interface and verifying that flash is blank. To avoid returning to secure mode after the next reset, program the security bits, NV\_FSEC[SEC], to the unsecured state (10b).

## 4.4 Random-access memory (RAM)

This section describes the 512 bytes of RAM (random-access memory).

These devices include static RAM. The locations in RAM below 0x0100 can be accessed using the more efficient direct addressing mode. Any single bit in this area can be accessed with the bit manipulation instructions (BCLR, BSET, BRCLR, and BRSET).

The RAM retains data when the MCU is in low-power wait, or stop3 mode. At power-on, the contents of RAM are uninitialized. RAM data is unaffected by any reset provided that the supply voltage does not drop below the minimum value for RAM retention.

For compatibility with older M68HC05 MCUs, the HCS08 resets the stack pointer to 0x00FF. In this series, re-initialize the stack pointer to the top of the RAM so that the direct-page RAM can be used for frequently accessed RAM variables and bit-addressable program variables. Include the following 2-instruction sequence in your reset initialization routine (where RamLast is equated to the highest address of the RAM in the Freescale-provided equate file).

```
LDHX #RamLast+1 ;point one past RAM TXS ;SP<-(H:X-1)
```

When security is enabled, the RAM is considered a secure memory resource and is not accessible through BDM or code executing from non-secure memory.

#### 4.5 Flash and EEPROM

#### 4.5.1 Overview

This device includes various configuration of flash and EEPROM. The controller for flash and EEPROM is ideal for single-supply applications for field programming without external high voltage sources for program or erase operations.

The flash memory is ideal for single-supply applications that allow for field reprogramming without requiring external high voltage sources for program or erase operations. The flash module includes a memory controller that executes commands to modify flash memory contents. The user interface to the memory controller consists of the indexed flash common command object (FCCOB) register, which is written to with the command, global address, data, and any required command parameters. The memory controller must complete the execution of a command before the FCCOB register is written to with a new command.

#### **CAUTION**

A flash byte or longword must be in the erased state before being programmed. Cumulative programming of bits within a flash byte or longword is not allowed.

#### Flash and EEPROM

The flash memory is read as bytes. Read access time is one bus cycle for bytes. For flash memory, an erased bit reads 1 and a programmed bit reads 0. It is possible to read from flash memory while commands are being executed on EEPROM memory. It is not possible to read from EEPROM memory while a command (erase/program) is executing on flash memory. Simultaneous EEPROM memory are implemented with error correction codes (ECC) that can resolve single bit faults and detect double bit faults.

The following figure shows the block diagram of the flash and EEPROM module.




Figure 4-2. Flash and EEPROM block diagram

#### Flash features:

- 4 KB of flash memory composed of one 4 KB flash block divided into 8 sectors of 512 bytes
- Automated program and erase algorithm with verification
- Fast sector erase and longword program operation
- Ability to read the flash memory while programming a word in the EEPROM memory
- Flexible protection scheme to prevent accidental program or erase of flash memory

#### **EEPROM** features:

- 128 bytes of EEPROM memory composed of one 128 byte EEPROM block divided into 64 sectors of 2 bytes
- Single bit fault correction and double bit fault detection within a word during read operations

- Automated program and erase algorithm with verification and generation of ECC parity bits
- Fast sector erase and byte program operation
- Protection scheme to prevent accidental program or erase of EEPROM memory
- Ability to program up to four bytes in a burst sequence

#### Other features

- No external high-voltage power supply required for flash memory program and erase operations
- Interrupt generation on flash command completion and flash error detection
- Security mechanism to prevent unauthorized access to the flash memory

## 4.5.2 Function descriptions

#### 4.5.2.1 Modes of operation

The flash and EEPROM module provides the normal user mode of operation. The operating mode is determined by module-level inputs and affects the FCLKDIV, FCNFG, and EEPROT registers.

#### 4.5.2.1.1 Wait mode

The flash and EEPROM module is not affected if the MCU enters wait mode. The flash module can recover the MCU from wait via the CCIF interrupt. See Flash and EEPROM interrupts.

## 4.5.2.1.2 Stop mode

If a flash and EEPROM command is active, that is, FSTAT[CCIF] = 0, when the MCU requests stop mode, the current NVM operation will be completed before the MCU is allowed to enter stop mode.

## 4.5.2.2 Flash and EEPROM memory map

The MCU places the flash memory between global address 0x0000 and 0xFFFF as shown in the following table. Not all flash are available to users because some addresses are overlapped with RAM, EEPROM, and registers.

#### Flash and EEPROM

S9S08RNA4 contains a piece of 4 KB flash that is fully available for users. This flash block is divided into 8 sectors of 512 bytes.

Table 4-6. Flash memory addressing

Device	Global address	Size (Bytes)	Description	User availability
S9S08RNA4	0xF000 — 0xFFFF	1 <b>4 K</b> K	Flash block contains flash configuration field	Sector [0:7]: fully available

## 4.5.2.3 Flash and EEPROM initialization after system reset

On each system reset, the flash and EEPROM module executes an initialization sequence that establishes initial values for the flash and EEPROM block configuration parameters, the FPROT and EEPROT protection registers, and the FOPT and FSEC registers. The initialization routine reverts to built-in default values that leave the module in a fully protected and secured state if errors are encountered during execution of the reset sequence. If a double bit fault is detected during the reset sequence, both FSTAT[MGSTAT] bits will be set.

FSTAT[CCIF] is cleared throughout the initialization sequence. The NVM module holds off all CPU access for a portion of the initialization sequence. Flash and EEPROM reads are allowed after the hold is removed. Completion of the initialization sequence is marked by setting FSTAT[CCIF] high, which enables user commands.

If a reset occurs while any flash or EEPROM command is in progress, that command will be immediately aborted. The state of the word being programmed or the sector/block being erased is not guaranteed.

#### 4.5.2.4 Flash and EEPROM command operations

Flash and EEPROM command operations are used to modify flash and EEPROM memory contents.

The command operations contain three steps:

- 1. Configure the clock for flash or EEPROM program and erase command operations.
- 2. Use command write sequence to set flash and EEPROM command parameters and launch execution.
- 3. Execute valid flash and EEPROM commands according to MCU functional mode and MCU security state.

57

The figure below shows a general flowchart of the flash or EEPROM command write sequence.




Figure 4-3. Generic flash and EEPROM command write sequence flowchart

#### 4.5.2.4.1 Writing the FCLKDIV register

Prior to issuing any flash and EEPROM program or erase command after a reset, the user is required to write the FCLKDIV register to divide BUSCLK down to a target FCLK of 1MHz. The following table shows recommended values for the FDIV field based on BUSCLK frequency.

Table 4-7. FDIV values for various BUSCLK frequencies

BUSCI	K frequency	
	(MHz)	FDIV[5:0]
MIN <sup>1</sup>	MAX <sup>2</sup>	
1.0	1.6	0x00
1.6	2.6	0x01
2.6	3.6	0x02
3.6	4.6	0x03
4.6	5.6	0x04
5.6	6.6	0x05
6.6	7.6	0x06
7.6	8.6	0x07
8.6	9.6	0x08
9.6	10.6	0x09
10.6	11.6	0x0A
11.6	12.6	0x0B
12.6	13.6	0x0C
13.6	14.6	0x0D
14.6	15.6	0x0E
15.6	16.6	0x0F
16.6	17.6	0x10
17.6	18.6	0x11
18.6	19.6	0x12
19.6	20.0	0x13

- 1. BUSCLK is greater than this value
- 2. BUSCLK is less than or equal to this value

#### **CAUTION**

Programming or erasing the flash and EEPROM memory cannot be performed if the bus clock runs at less than 0.8 MHz. Setting FCLKDIV[FDIV] too high can destroy the flash and EEPROM memory due to overstress. Setting FCLKDIV[FDIV] too low can result in incomplete programming or erasure of the flash and EEPROM memory cells.

When the FCLKDIV register is written, the FCLKDIV[FDIVLD] bit is set automatically. If the FCLKDIV[FDIVLD] bit is 0, the FCLKDIV register has not been written since the last reset. If the FCLKDIV register has not been written, any flash and EEPROM program or erase command loaded during a command write sequence will not execute and the FSTAT[ACCERR] bit will be set.

#### 4.5.2.4.2 Command write sequence

The memory controller will launch all valid flash and EEPROM commands entered using a command write sequence.

Before launching a command, the FSTAT[ACCERR] and FSTAT[FPVIOL] bits must be clear and the FSTAT[CCIF] flag will be tested to determine the status of the current command write sequence. If FSTAT[CCIF] is 0, indicating that the previous command write sequence is still active, a new command write sequence cannot be started and all writes to the FCCOB register are ignored.

The FCCOB parameter fields must be loaded with all required parameters for the flash and EEPROM command being executed. Access to the FCCOB parameter fields is controlled via FCCOBIX[CCOBIX] bits.

Flash and EEPROM command mode uses the indexed FCCOB register to provide a command code and its relevant parameters to the memory controller. First, the user must set up all required FCCOB field. Then they can initiate the command's execution by writing a 1 to the FSTAT[CCIF] bit. This action clears the CCIF command completion flag to 0. When the user clears the FSTAT[CCIF] bit all FCCOB parameter field are locked and cannot be changed by the user until the command completes (evidenced by the memory controller returning FSTAT[CCIF] to1). Some commands return information to the FCCOB register array.

The generic format for the FCCOB parameter fields in flash and EEPROM command mode is shown in the following table. The return values are available for reading after the FSTAT[CCIF] flag has been returned to 1 by the memory controller. Writes to the unimplemented parameter fields, FCCOBIX[CCOBIX] =110b and FCCOBIX[CCOBIX] = 111b, are ignored with read from these fields returning 0x0000.

The table below shows the generic flash command format. The high byte of the first word in the CCOB array contains the command code, followed by the parameters for this specific flash command. For details on the FCCOB settings required by each command, see the flash command descriptions in Flash and EEPROM command summary.

Table 4-8. FCCOB – flash and EEPROM command mode typical usage

CCOBIX[2:0]	Byte	FCCOB parameter fields in flash and EEPROM command mode
000	HI	FCMD[7:0] defining flash command
000	LO	Global address [23:16]
001	HI	Global address [15:8]
001	LO	Global address [7:0]
010	HI	Data 0 [15:8]
010	LO	Data 0 [7:0]
011	HI	Data 1 [15:8]
011	LO	Data 1 [7:0]
100	HI	Data 2 [15:8]
100	LO	Data 2 [7:0]
101	HI	Data 3 [15:8]
101	LO	Data 3 [7:0]

The contents of the FCCOB parameter fields are transferred to the memory controller when the user clears the FSTAT[CCIF] command completion flag by writing 1. The CCIF flag will remain clear until the flash and EEPROM command has completed. Upon completion, the memory controller will return FSTAT[CCIF] to 1 and the FCCOB register will be used to communicate any results.

The following table presents the valid flash and EEPROM commands, as enabled by the combination of the functional MCU mode with the MCU security state of unsecured or secured.

MCU secured state is selected by NVM\_FSEC[SEC].

Table 4-9. Flash and EEPROM commands by mode and security state

FOMD	Command	Unsecured	Secured
FCMD	Command	U <sup>1</sup>	U <sup>2</sup>
0x01	Erase verify all blocks	*	*
0x02	Erase verify block	*	*
0x03	Erase verify flash section	*	N/A
0x04	Read once	*	N/A
0x06	Program flash	*	N/A
0x07	Program once	*	N/A
0x08	Erase all block	*	*
0x09	Erase flash block	*	*
0x0A	Erase flash sector	*	N/A
0x0B	Unsecure NVM	N/A	*
0x0C	Verify backdoor access key	*	*

Table 4-9. Flash and EEPROM commands by mode and security state (continued)

FOMD	Command	Unsecured	Secured
FCMD	Command	U <sup>1</sup>	U <sup>2</sup>
0x0D	Set user margin level	*	N/A
0x10	Erase verify EEPROM section	*	*
0x11	Program EEPROM	*	N/A
0x12	Erase EEPROM sector	*	N/A

<sup>1.</sup> Unsecured User mode

#### 4.5.2.5 Flash and EEPROM interrupts

The flash and EEPROM module can generate an interrupt when a flash command operation has completed or when a flash and EEPROM command operation has detected an ECC fault.

Table 4-10. Flash interrupt source

Interrupt source	Interrupt flag	Local enable	Global (CCR) mask
Flash and EEPROM command complete	CCIF	CCIE	I Bit
Plasti and EEF NOW command complete	(FSTAT register)	(FCNFG register)	I Dit
ECC double bit fault on flash and EEPROM read	DFDIF	DFDIE	I Bit
LOC double bit fault off flash and EEF HOW feat	(FERSTAT register)	(FERCNFG register)	I Dit
ECC single bit fault on flash and EEPROM read	SFDIF	SFDIE	I Bit
EGG single bit fault on hash and EEF now read	(FERSTAT register)	(FERCNFG register)	T Dit

## 4.5.2.5.1 Description of flash and EEPROM interrupt operation

The flash module uses the FSTAT[CCIF] flag in combination with the FCNFG[CCIE] interrupt enable bit to generate the flash command interrupt request. The flash module uses the DFDIF and SFDIF flags in combination with the FERSTAT[DFDIE] and FERSTAT[SFDIE] interrupt enable bits to generate the flash error interrupt request.

The logic used for generating the flash module interrupts is shown in the following figure.

<sup>2.</sup> Secured User mode




Figure 4-4. Flash and EEPROM module interrupts implementation

#### 4.5.2.6 Protection

The FPROT register can be set to protect regions in the flash memory from accidental programing or erasing. Two separate memory regions, one growing downward from global address 0xFFFF in the flash memory, called the higher region; and the remaining addresses in the flash memory, can be activated for protection. The flash memory addresses covered by these protectable regions are shown in the flash memory map. The higher address region is mainly targeted to hold the boot loader code because it covers the vector space.




Figure 4-5. Flash protection memory map

Default protection settings as well as security information that allows the MCU to restrict access to the flash module are stored in the flash configuration field as described in the table below.

Table 4-11. Flash configuration field

Global address	Size (Bytes)	Description
0xFF70 — 0xFF77 <sup>1</sup>	8	Backdoor comparison key. See Verify backdoor access key command and Unsecuring the MCU using backdoor key access.
0xFF78 — 0xFF7B	4	Reserved
0xFF7C <sup>1</sup>	1	Flash protection byte
0xFF7D <sup>1</sup>	1	EEPROM protection byte
0xFF7E <sup>1</sup>	1	Flash nonvolatile byte
0xFF7F <sup>1</sup>	1	Flash security byte

<sup>1. 0</sup>xFF78–0xFF7F for a flash phrase and must be programmed in a single command write sequence. Each byte in the 0xFF78-0xFF7B reserved field must be programmed to 0xFF.

The flash and EEPROM module provides protection to the MCU. During the reset sequence, the FPROT register is loaded with the contents of the flash protection byte in the flash configuration field at global address 0xFF7C in flash memory. The protection functions depend on the configuration of bit settings in FPORT register.

Table 4-12. Flash protection function

FPOPEN	FPHDIS	Function <sup>1</sup>
1	1	No flash protection
1	0	Protected high range
0	1	Full flash memory protected
0	0	Unprotected high range

<sup>1.</sup> For range size, seeTable 4.

The flash protection scheme can be used by applications requiring reprogramming in single chip mode while providing as much protection as possible if reprogramming is not required.




Figure 4-6. Flash protection scenarios

Unprotected region

Protected region

not defined by FPHS

The general guideline is that flash protection can only be added and not removed. The following table specifies all valid transitions between flash protection scenarios. Any attempt to write an invalid scenario to the FPROT register will be ignored. The contents of the FPROT register reflect the active protection scenario. See the FPROT[FPHS] and FPROT[FPLS] bit descriptions for additional restrictions.

From protection To protection scenario scenario 0 2 1 3 0 × × 1 × 2 × × 3 × × × ×

Table 4-13. Flash protection scenario transitions

The flash protection address range is listed in the following two tables regarding the scenarios in the table above.

Table 4-14. Flash protection higher address range

FPHS[1:0]	Global address range	Protected size
00	0xFC00 - 0xFFFF	1 Kbytes
01	0xF800 - 0xFFFF	2 Kbytes
10	0xF400 - 0xFFFF	3 Kbytes
11	0xF000 - 0xFFFF	4 Kbytes

Protected region with size

defined by FPHS

During the reset sequence, fields NVM\_EEPROT[DPOPEN] and NVM\_EEPROT[DPS] are loaded with the contents of the EEPROM protection byte in the flash configuration field at global address 0xFF7D located in flash memory. EEPROM protection address range is specified by the NVM\_EEPROT[DPS].

DPS[1:0]	Global address range	Protected size
00	0x3100 – 0x311F	32 bytes
01	0x3100 – 0x313F	64 bytes
10	0x3100 – 0x315F	96 bytes
11	0x3100 – 0x317F	128 bytes

Table 4-15. EEPROM protection address range

All possible flash protection scenarios are shown in Figure 4-6. Although the protection scheme is loaded from the flash memory at global address 0xFF7C during the reset sequence, it can be changed by the user.

## 4.5.2.7 **Security**

The flash and EEPROM module provides security information to the MCU. The flash security state is defined by the NVM\_FSEC[SEC] bits. During reset, the flash module initializes the NVM\_FSEC register using data read from the security byte of the flash and EEPROM configuration field at global address 0xFF7F. The security state out of reset can be permanently changed by programming the security byte, assuming that the MCU is starting from a mode where the necessary flash and EEPROM erase and program commands are available and that the upper region of the flash is unprotected. If the flash security byte is successfully programmed, its new value will take affect after the next MCU reset.

The following subsections describe these security-related subjects:

- Unsecuring the MCU using backdoor key access
- Unsecuring the MCU using BDM
- Mode and security effects on flash and EEPROM command availability

## 4.5.2.7.1 Unsecuring the MCU using backdoor key access

The MCU may be unsecured by using the backdoor key access feature which requires knowledge of the contents of the backdoor keys, which are four 16-bit words programmed at addresses 0xFF70–0xFF77. If the KEYEN[1:0] bits are in the enabled

#### Flash and EEPROM

state, the verify backdoor access key command – see Verify backdoor access key command, allows the user to present four prospective keys for comparison to the keys stored in the flash and EEPROM memory via the memory controller. If the keys presented in the verify backdoor access key command match the backdoor keys stored in the flash and EEPROM memory, the FSEC[SEC] bits will be changed to unsecure the MCU. Key values of 0x0000 and 0xFFFF are not permitted as backdoor keys. While the Verify Backdoor Access Key command is active, flash memory and EEPROM memory will not be available for read access and will return invalid data.

The user code stored in the flash memory must have a method of receiving the backdoor keys from an external stimulus. This external stimulus would typically be through one of the on-chip serial ports.

If the KEYEN[1:0] bits are in the enabled state, the MCU can be unsecured by the backdoor key access sequence described below:

- 1. Follow the command sequence for the verify backdoor access key command as explained in Verify backdoor access key command.
- 2. If the verify backdoor access key command is successful, the MCU is unsecured and the FSEC[SEC] bits are forced to the unsecure state of 10.

The verify backdoor access key command is monitored by the memory controller and an illegal key will prohibit future use of the verify backdoor access key command. A reset of the MCU is the only method to re-enable the verify backdoor access key command. The security as defined in the flash and EEPROM security byte (0xFF7F) is not changed by using the verify backdoor access key command sequence. The backdoor keys stored in addresses 0xFF70–0xFF77 are unaffected by the verify backdoor access key command sequence. The verify backdoor access key command sequence has no effect on the program and erase protections defined in the flash and EEPROM protection register, FPORT.

After the backdoor keys have been correctly matched, the MCU will be unsecured. After the MCU is unsecured, the sector containing the flash and EEPROM security byte can be erased and the flash and EEPROM security byte can be reprogrammed to the unsecure state, if desired. In the unsecure state, the user has full control of the contents of the backdoor keys by programming addresses 0xFF70–0xFF77 in the flash configuration field.

## 4.5.2.7.2 Unsecuring the MCU using BDM

A secured MCU can be unsecured by using the following method to erase the flash and EEPROM memory:

67

- 1. Reset the MCU.
- 2. Set FCDIV register as described in Writing the FCLKDIV register.
- 3. Configure registers NVM\_FERSTAT and NVM\_FPROT to disable protection in the flash and EEPROM memory.
- 4. Execute the erase all blocks command write sequence to erase the flash and EEPROM memory. Alternately, the unsecure NVM command can be executed.
  - If the flash and EEPROM memory are verified as erased, the MCU will be unsecured. All BDM. commands will now be enabled and the flash security byte may be programmed to the unsecure state by continuing with the steps that follow.
- 5. Execute the program flash command write sequence to program the flash security byte to the unsecured state.
- 6. Reset the MCU.

## 4.5.2.7.3 Mode and security effects on flash and EEPROM command availability

The availability of flash and EEPROM module commands depends on the MCU operating mode and security state as shown in Table 4-9.

#### 4.5.2.8 Flash and EEPROM commands

#### 4.5.2.8.1 Flash commands

The following table summarizes the valid flash commands as well as the effects of the commands on the flash block and other resources within the flash and EEPROM module.

**FCMD Function on flash memory** Command 0x01 Erase verify all blocks Verify that all flash (and EEPROM) blocks are erased 0x02 Erase verify block Verify that a flash block is erased 0x03 Erase verify flash section Verify that a given number of words starting at the address provided are erased Read a dedicated 64 byte field in the nonvolatile information register in flash 0x04 Read Once block that was previously programmed using the program once command 0x06 Program flash Program up to two longwords in a flash block Program a dedicated 64 byte field in the nonvolatile information register in flash 0x07 Program once block that is allowed to be programmed only once

Table 4-16. Flash commands

#### Flash and EEPROM

Table 4-16. Flash commands (continued)

FCMD	Command	Function on flash memory
		Erase all flash and EEPROM blocks
0x08	Erase all block	An erase of all flash blocks is possible only when the FPROT[FPHDIS], and FPROT[FPOEN] bits and the EEPROT[DPOPEN] bit are set prior to launching the command
		Erase a flash or EEPROM block
0x09	0x09 Erase flash block	An erase of the full flash block is possible only when FPROT[FPHDIS], and FPROT[FPOEN] bits are set prior to launching the command
0x0A	Erase flash sector	Erase all bytes in a flash sector
0x0B	Unsecure flash	Supports a method of releasing MCU security by erasing all flash (and EEPROM) blocks and verifying that all flash (and EEPROM) blocks are erased
0x0C	Verify backdoor access key	Supports a method of releasing MCU security by verifying a set of security keys
0x0D	Set user margin level	Specifies a user margin read level for all flash blocks

#### 4.5.2.8.2 EEPROM commands

The following table summarizes the valid EEPROM commands along with the effects of the commands on the EEPROM block.

Table 4-17. EEPROM commands

FCMD	Command	Function on flash memory
0x01	Erase verify all blocks	Verify that all EEPROM (and flash) blocks are erased.
0x02	Erase verify block	Verify that an EEPROM block is erased.
		Erase all EEPROM and flash blocks
0x08	Erase all block	An erase of all EEPROM blocks is possible only when the FPROT[FPHDIS], and FPROT[FPOEN] bits and the DPOPEN bit in the EEPORT register are set prior to launching the command.
		Erase a EEPROM and flash block
0x09	Erase EEPROM Block	An erase of the full flash block is possible only when FPROT[FPHDIS] and FPROT[FPOPEN] bits are set prior to launching the command.
0x0B	Unsecure EEPROM	Supports a method of releasing MCU security by erasing all EEPROM and flash blocks and verifying that all EEPROM and flash blocks are erased.
0x0D	Set User Margin Level	Specifies a user margin read level for all flash blocks.
0x10	Erase Verify EEPROM Section	Verify that a given number of bytes starting at the address provided are erased.
0x11	Program EEPROM	Program up to four bytes in the EEPROM block.
0x12	Erase EEPROM Sector	Erase all bytes in a sector of the EEPROM block.

## 4.5.2.8.3 Allowed simultaneous flash and EEPROM operations

Only the operations marked 'OK' in the following table are permitted to be run simultaneously on the flash and EEPROM blocks. Some operations cannot be executed simultaneously because certain hardware resources are shared by the two memories. The priority has been placed on permitting flash reads while program and erase operations execute on the EEPROM, providing read (flash) while write (EEPROM) functionality.

Program flash	EEPROM				
Program nasn	Read	Margin read	Program	Sector erase	Mass erase
Read		OK	OK	OK	
Margin Read <sup>1</sup>					
Program					
Sector Erase					
Mass Erase <sup>2</sup>					OK

Table 4-18. Allowed simultaneous flash and EEPROM operations

## 4.5.2.9 Flash and EEPROM command summary

This section provides details of all available flash commands launched by a command write sequence. The FSTAT[ACCERR] bit will be set during the command write sequence if any of the following illegal steps are performed, causing the command not to be processed by the memory controller:

- Starting any command write sequence that programs or erases flash memory before initializing the FLCKDIV register.
- Writing an invalid command as part of the command write sequence.
- For additional possible errors, refer to the error handling table provided for each command.

If a flash block is read during the execution of an algorithm (FSTAT[CCIF] = 0) on that same block, the read operation will return invalid data if both flags FERSTAT[SFDIF] and FERSTAT[DFDIF] are set. If the FERSTAT[SFDIF] or FERSTAT[DFDIF] flags were not previously set when the invalid read operation occurred, both the FERSTAT[SFDIF] and FERSTAT[DFDIF] flags will be set.

If the FSTAT[ACCERR] or FSTAT[FPVIOL] bits are set, the user must clear these bits before starting any command write sequence.

<sup>1.</sup> A 'Margin read' is any read after executing the margin setting commands 'Set user margin level' or 'Set field margin level' with anything but the 'normal' level specified. See the Note on margin settings in

<sup>2.</sup> The 'Mass erase' operations are commands 'Erase all blocks' and 'Erase flash block'

#### **CAUTION**

An EEPROM byte or flash longword must be in the erased state before being programmed. Cumulative programming of bits within an EEPROM byte or flash longword is not allowed.

#### 4.5.2.9.1 Erase verify all blocks command

The erase verify all blocks command will verify that all flash and EEPROM blocks have been erased.

Table 4-19. Erase verify all blocks command FCCOB requirements

CCOBIX[2:0]	NVM_FCCOBHI parameters	NVM_FCCOBLO parameters
000	0x01	Not required

Upon clearing NVM\_FSTAT[CCIF] to launch the erase verify all blocks command, the memory controller will verify that the entire flash memory space is erased. The NVM\_FSTAT[CCIF] flag will set after the erase verify all blocks operation has completed. If all blocks are not erased, it means blank check failed and both NVM\_FSTAT[MGSTAT] bits will be set.

Table 4-20. Erase verify all blocks command error handling

Register	Error bit	Error condition
	ACCERR	Set if CCOBIX[2:0] != 000 at command launch
	FPVIOL	None
NVM_FSTAT	MGSTAT1	Set if any errors have been encountered during the read <sup>1</sup> or if blank check failed
	MGSTAT0	Set if any non-correctable errors have been encountered during the read or if blank check failed

<sup>1.</sup> As found in the memory map for NVM

#### 4.5.2.9.2 Erase verify block command

The erase verify block command allows the user to verify that an entire flash or EEPROM block has been erased. The FCCOB global address [23:0] bits determine which block must be verified.

Table 4-21. Erase verify block command FCCOB requirements

CCOBIX[2:0]	NVM_FCCOBHI parameters	NVM_FCCOBLO parameters
000	0x02	Global address [23:16] to identify Flash block <sup>1</sup>
001	Global address [15:0] in flash block to be verified	

1. Global address [23] selects between flash (0) or EEPROM (1) block, that can otherwise eventually share the same address on the MCU global memory map.

Upon clearing NVM\_FSTAT[CCIF] to launch the erase verify block command, the memory controller will verify that the selected flash or EEPROM block is erased. The NVM\_FSTAT[CCIF] flag will set after the erase verify block operation has completed. If the block is not erased, it means blank check failed and both NVM\_FSTAT[MGSTAT] bits will be set.

Register	Error bit	Error condition
	ACCERR	Set if CCOBIX[2:0] != 000 at command launch
	ACCERN	Set if an invalid global address [23:0] is supplied <sup>1</sup>
	FPVIOL	None
FSTAT	MGSTAT1	Set if any errors have been encountered during the read or if blank check failed
	MGSTAT0	Set if any non-correctable errors have been encountered during the read or if blank check failed

Table 4-22. Erase verify block command error handling

#### 4.5.2.9.3 Erase verify flash section command

The erase verify flash section command will verify that a section of code in the flash memory is erased. The erase verify flash section command defines the starting point of the code to be verified and the number of longwords.

CCOBIX[2:0]	NVM_FCCOBHI parameters	NVM_FCCOBLO parameters
000	0x03	Global address [23:16] of flash block
001	Global address [15:0] of the first longwords to be verified	
010	Number of long words to be verified	

Table 4-23. Erase verify flash section command FCCOB requirements

Upon clearing NVM\_FSTAT[CCIF] to launch the erase verify flash section command, the memory controller will verify that the selected section of flash memory is erased. The NVM\_FSTAT[CCIF] flag will set after the erase verify flash section operation has completed. If the section is not erased, it means blank check failed and both FSTAT[MGSTAT] bits will be set.

<sup>1.</sup> As found in the memory map for NVM

#### Flash and EEPROM

Table 4-24. Erase verify flash section command error handling

Register	Error bit	Error condition	
	ACCERR	Set if CCOBIX[2:0] != 010 at command launch	
		Set if command not available in current mode (see Table 4-9)	
		Set if an invalid global address [23:0] is supplied (see Table 4-6) <sup>1</sup>	
FSTAT		Set if a misaligned long words address is supplied (global address[1:0] != 00)	
		Set if the requested section crosses flash address boundary	
	FPVIOL	None	
	MGSTAT1	Set if any errors have been encountered during the read <sup>2</sup> or if blank check failed	
	MGSTAT0	Set if any non-correctable errors have been encountered during the read <sup>2</sup> or if blank check failed	

- 1. As defined by the memory map for NVM
- 2. As found in the memory map for NVM

#### 4.5.2.9.4 Read once command

The read once command provides read access to a reserved 64 byte field (8 phrase) located in the nonvolatile information register of flash. The read once field can only be programmed once and can not be erased. It can be used to store the product ID or any other information that can be written only once. It is programmed using the program once command described in Program once command. To avoid code runaway, the read once command must not be executed from the flash block containing the program once reserved field.

Table 4-25. Read once command FCCOB requirements

CCOBIX[2:0]	FCCOB parameters	
000	0x04 Not required	
001	Read once phrase index (0x0000 – 0x0007)	
010	Read once word 0 value	
011	Read once word 1 value	
100	Read once word 2 value	
101	Read once word 3 value	

Upon clearing FSTAT[CCIF] to launch the read once command, a read once phrase is fetched and stored in the FCCOB indexed register. The FSTAT[CCIF] flag will set after the read once operation has completed. Valid phrase index values for the read once command range from 0x0000 to 0x0007. During execution of the read once command, any attempt to read addresses within flash block will return invalid data.

Table 4-26. Read once command error handling

Register	Error bit	Error condition
		Set if CCOBIX[2:0] != 001 at command launch
	ACCERR	Set if command is not available in current mode (see Table 4-9)
FSTAT		Set if an invalid phrase index is supplied
FSIAI	FPVIOL	None
	MGSTAT1	Set if any errors have been encountered during the read
	MGSTAT0	Set if any non-correctable errors have been encountered during the read

## 4.5.2.9.5 Program flash command

The program flash operation will program up to two previously erased longwords in the flash memory using an embedded algorithm.

#### **Note**

A flash phrase must be in the erased state before being programmed. Cumulative programming of bits within a flash phrase is not allowed.

Table 4-27. Program flash command FCCOB requirements

CCOBIX[2:0]	NVM_FCCOBHI parameters	NVM_FCCOBLO parameters
000	0x06	Global address [23:16] to identify flash block
001	Global address [15:0] of longwords location to be programmed <sup>1</sup>	
010	Word 0 (longword 0) program value	
011	Word 1 (longword 0) program value	
100	Word 2 (longword 1) program value	
101	Word 3 (longword 1) program value	

1. Global address [1:0] must be 00.

Upon clearing NVM\_FSTAT[CCIF] to launch the program flash command, the memory controller will program the data words to the supplied global address and will then proceed to verify the data words read back as expected. The NVM\_FSTAT[CCIF] flag will set after the program flash operation has completed.

Table 4-28. Program flash command error handling

Register	Error bit	Error condition
		Set if CCOBIX[2:0] ≠ 011 or 101 at command launch
		Set if command not available in current mode (see Table 4-9)
	ACCEBB	Set if an invalid global address [23:0] is supplied (see Table 4-6) <sup>1</sup>
NVM FSTAT	, toolin	Set if a misaligned longword address is supplied (global address [1:0] != 00)
INVIVI_FSTAT		Set if the requested group of words breaches the end of the flash block.
	FPVIOL	Set if the global address [23:0] points to a protected data
	MGSTAT1	Set if any errors have been encountered during the verify operation
	MGSTAT0	Set if any non-correctable errors have been encountered during the verify operation

<sup>1.</sup> As defined by the memory map of NVM

### 4.5.2.9.6 Program once command

The program once command restricts programming to a reserved 64 byte field (8 phrases) in the nonvolatile information register located in flash. The program once reserved field can be read using the read once command as described in Read once command. The program once command must be issued only because the nonvolatile information register in flash cannot be erased. To avoid code runaway, the read once command must not be executed from the flash block containing the program once reserved field.

Table 4-29. Program once command FCCOB requirements

CCOBIX[2:0]	FCCOB parameters	
000	0x07	Not required
001	Program Once phrase index (0x000 – 0x0007)	
010	Program once Word 0 value	
011	Program once Word 1value	
100	Program once Word 2 value	
101	Program once Word 3 value	

Upon clearing FSTAT[CCIF] to launch the program once command, the memory controller first verifies that the selected phrase is erased. If erased, then the selected phrase will be programmed and then verified with read back. The FSTAT[CCIF] flag will remain clear, setting only after the program once operation has completed.

The reserved nonvolatile information register accessed by the program once command cannot be erased, and any attempt to program one of these phrases a second time will not be allowed. Valid phrase index values for the program once command range from 0x0000 to 0x0007. During execution of the program once command, any attempt to read addresses within flash will return invalid data.

Register	Error bit	Error condition	
		Set if CCOBIX[2:0] != 101 at command launch	
	ACCERR	Set if command not available in current mode (see Table 4-9)	
FSTAT	ACCERR	Set if an invalid phrase index is supplied	
		Set if the requested phrase has already been programmed <sup>1</sup>	
	FPVIOL	None	
	MGSTAT1	Set if any errors have been encountered during the verify operation	
	MGSTAT0	Set if any non-correctable errors have been encountered during the veril operation	

Table 4-30. Program once command error handling

### 4.5.2.9.7 Erase all blocks command

The erase all blocks operation will erase the entire flash and EEPROM memory space.

Table 4-31. Erase all blocks command FCCOB requirements

CCOBIX[2:0]	NVM_FCCOBHI parameters	NVM_FCCOBLO parameters
000	0x08	Not required

Upon clearing NVM\_FSTAT[CCIF] to launch the erase all blocks command, the memory controller will erase the entire NVM memory space and verify that it is erased. If the memory controller verifies that the entire NVM memory space was properly erased, security will be released. Therefore, the device is in unsecured state. During the execution of this command (NVM\_FSTAT[CCIF] = 0) the user must not write to any NVM module register. The NVM\_FSTAT[CCIF] flag will set after the erase all blocks operation has completed.

<sup>1.</sup> If a program once phrase is initially programmed to 0xFFFF\_FFFF\_FFFF, the program once command will be allowed to execute again on that same phrase.

#### Flash and EEPROM

Table 4-32. Erase all blocks command error handling

Register	Error bit	Error condition
NVM FSTAT	ACCERR	Set if CCOBIX[2:0] ≠ 000 at command launch
		Set if command not available in current mode (see Table 4-9)
	FPVIOL	Set if any area of the flash or EEPROM memory is protected
	MGSTAT1	Set if any errors have been encountered during the verify operation <sup>1</sup>
	MGSTAT0	Set if any non-correctable errors have been encountered during the verify operation <sup>1</sup>

<sup>1.</sup> As found in the memory map for NVM

#### 4.5.2.9.8 Erase flash block command

The erase flash block operation will erase all addresses in a flash or EEPROM block.

Table 4-33. Erase flash block command FCCOB requirements

CCOBIX[2:0]	FCCOB parameters	
000	0x09 Global address [23:16] to identify flash block <sup>1</sup>	
001	Global address[15:0] in flash block to be erased	

1. Global address [23] selects between flash (0) or EEPROM (1) block, that can otherwise eventually share the same address on the MCU global memory map.

Upon clearing FSTAT[CCIF] to launch the erase flash block command, the memory controller will erase the selected flash block and verify that it is erased. The FSTAT[CCIF] flag will set after the erase flash block operation has completed.

Table 4-34. Erase flash block command error handling

Register	Error Bit	Error Condition
		Set if CCOBIX[2:0] != 001 at command launch
		Set if command not available in current mode (see Table 4-9)
		Set if an invalid global address [23:16] is supplied <sup>1</sup>
FSTAT	FPVIOL	Set if an area of the selected flash block is protected
	MGSTAT1	Set if any errors have been encountered during the verify operation <sup>2</sup>
	MGSTAT0	Set if any non-correctable errors have been encountered during the verify operation <sup>2</sup>

- 1. As defined by the memory map for NVM
- 2. As found in the memory map for NVM

#### 4.5.2.9.9 Erase flash sector command

The erase flash sector operation will erase all addresses in a flash sector.

Table 4-35. Erase flash sector command FCCOB requirements

CCOBIX[2:0]	FCCOB parameters  0x0A Global address [23:16] to identify flash block to be erased	
000		
001	Global address [15:0] anywhere within the sector to be erased. Refer to Overview for the flash sector size	

Upon clearing FSTAT[CCIF] to launch the erase flash sector command, the memory controller will erase the selected flash sector and then verify that it is erased. The FSTAT[CCIF] flag will be set after the erase flash sector operation has completed.

Table 4-36. Erase flash sector command error handling

Register	Error bit	Error condition
	ACCERR	Set if CCOBIX[2:0] != 001 at command launch
		Set if command not available in current mode (see Table 4-9)
		Set if an invalid global address [23:16] is supplied. <sup>1</sup> (see Table 4-6)
FSTAT		Set if a misaligned longword address is supplied (global address [1:0] != 00)
	FPVIOL	Set if the selected flash sector is protected
	MGSTAT1	Set if any errors have been encountered during the verify operation
	MGSTAT0	Set if any non-correctable errors have been encountered during the verify operation

<sup>1.</sup> As defined by the memory map for NVM

#### 4.5.2.9.10 Unsecure flash command

The unsecure flash command will erase the entire flash and EEPROM memory space, and if the erase is successful, will release security.

Table 4-37. Unsecure flash command FCCOB requirements

CCOBIX[2:0]	FCCOB parameters	
000	0x0B	Not required

Upon clearing FSTAT[CCIF] to launch the unsecure flash command, the memory controller will erase the entire flash and EEPROM memory space and verify that it is erased. If the memory controller verifies that the entire flash and EEPROM memory space was properly erased, security will be released. If the erase verify is not successful, the unsecure flash operation sets FSTAT[MGSTAT1] and terminates without changing the security state. During the execution of this command (FSTAT[CCIF] = 0), the user must not write to any flash and EEPROM module register. The FSTAT[CCIF] flag is set after the unsecure flash operation has completed.

Table 4-38. Unsecure flash command error handling

Register	Error bit	Error condition
	ACCERR	Set if CCOBIX[2:0] != 000 at command launch
50717		Set if command is not available in current mode (see Table 4-9)
FSTAT	FPVIOL	Set if any area of the flash or EEPROM memory is protected
	MGSTAT1	Set if any errors have been encountered during the verify operation <sup>1</sup>
	MGSTAT0	Set if any non-correctable errors have been encountered during the verify operation <sup>1</sup>

<sup>1.</sup> As found in the memory map for NVM

### 4.5.2.9.11 Verify backdoor access key command

The verify backdoor access key command will execute only if it is enabled by the NVM\_FSEC[KEYEN] bits. The verify backdoor access key command releases security if user-supplied keys match those stored in the flash security bytes of the flash configuration field. See Table 4-6 for details. The code that performs verifying backdoor access command must be running from RAM or EEPROM.

Table 4-39. Verify backdoor access key command FCCOB requirements

CCOBIX[2:0]	NVM_FCCOBHI parameters	NVM_FCCOBLO parameters
000	0x0C	Not required
001		Key 0
010	Key 1	
011	Key 2	
100	Key 3	

Upon clearing NVM\_FSTAT[CCIF] to launch the verify backdoor access key command, the memory controller will check the NVM\_FSEC[KEYEN] bits to verify that this command is enabled. If not enabled, the memory controller sets the NVM\_FSTAT[ACCERR] bit. If the command is enabled, the memory controller compares the key provided in FCCOB to the backdoor comparison key in the flash configuration field with Key 0 compared to 0xFF70, and so on. If the backdoor keys match, security will be released. If the backdoor keys do not match, security is not released and all future attempts to execute the verify backdoor access key command are aborted (set NVM\_FSTAT[ACCERR]) until a reset occurs. The NVM\_FSTAT[CCIF] flag is set after the verify backdoor access key operation has completed.

Table 4-40. Verify backdoor access key command error handling

Register	Error bit	Error condition
	ACCERR	Set if CCOBIX[2:0] ≠ 100 at command launch
		Set if an incorrect backdoor key is supplied
		Set if backdoor key access has not been enabled (KEYEN[1:0] ≠ 10
NVM_FSTAT		Set if the backdoor key has mismatched since the last reset
	FPVIOL	None
	MGSTAT1	None
	MGSTAT0	None

### 4.5.2.9.12 Set user margin level command

The user margin is a small delta to the normal read reference level and, in effect, is a minimum safety margin. That is, if the reads pass at the tighter tolerances of the user margins, the normal reads have at least that much safety margin before users experience data loss.

The set user margin level command causes the memory controller to set the margin level for future read operations of the flash or EEPROM block.

Table 4-41. Set user margin level command FCCOB requirements

CCOBIX[2:0]	NVM_FCCOBHI parameters	NVM_FCCOBLO parameters	
000	0x0D	Global address [23:16] to identify flash block <sup>1</sup>	
001	Global address [15:0] to identify flash block		
010	Margin level setting		

<sup>1.</sup> Global Address [23] selects between flash (0) or EEPROM (1) block, that can otherwise eventually share the same address on the MCU global memory map.

Upon clearing NVM\_FSTAT[CCIF] to launch the set user margin level command, the memory controller will set the user margin level for the targeted block and then set the NVM\_FSTAT[CCIF] flag.

#### Note

When the EEPROM block is targeted, the EEPROM user margin levels are applied only to the EEPROM reads. However, when the Flash block is targeted, the flash user margin levels are applied to both Flash and EEPROM reads. It is not possible to apply user margin levels to the flash block only.

Valid margin level settings for the set user margin level command are defined in the following tables.

Table 4-42. Valid set user margin level settings

CCOB	Level description
(CCOBIX = 010)	
0x0000	Return to normal level
0x0001	User margin-1 level <sup>1</sup>
0x0002	User margin-0 level <sup>2</sup>

- 1. Read margin to the erased state
- 2. Read margin to the programmed state

Table 4-43. Set user margin level command error handling

Register	Error bit	Error condition
	ACCERR	Set if CCOBIX[2:0] != 010 at command launch
		Set if command is not available in current mode (see Table 4-9)
NVM_FSTAT		Set if an invalid global address [23:0] is supplied
		Set if an invalid margin level setting is supplied
	FPVIOL	None
	MGSTAT1	None
	MGSTAT0	None

#### **Note**

User margin levels can be used to check that NVM memory contents have adequate margin for normal level read operations. If unexpected results are encountered when checking NVM memory contents at user margin levels, a potential loss of information has been detected.

### 4.5.2.9.13 Erase verify EEPROM section command

The erase verify EEPROM section command will verify that a section of code in the EEPROM is erased. The erase verify EEPROM section command defines the starting point of the data to be verified and the number of bytes.

Table 4-44. Erase verify EEPROM section command FCCOB requirements

CCOBIX[2:0]	NVM_FCCOBHI parameters	NVM_FCCOBLO parameters	
000	0x10	Global address [23:16] to identify the EEPROM block	
001	Global address [15:0] of the first byte to be verified		
010	Number of bytes to be verified		

Upon clearing NVM\_FSTAT[CCIF] to launch the erase verify that EEPROM section command, the memory controller will verify the selected section of EEPROM memory is erased. The NVM\_FSTAT[CCIF] flag will set after the erase verify EEPROM section operation has completed. If the section is not erased, which means that blank check failed, both NVM\_FSTAT[MGSTAT] bits will be set.

Table 4-45. Erase verify EEPROM section command error handling

Register	Error bit	Error condition
	ACCERR	Set if CCOBIX[2:0] ≠ 010 at command launch
		Set if command is not available in current mode (see Table 4-9)
		Set if an invalid global address [23:0] is supplied
		Set if the requested section breaches the end of the EEPROM block
FSTAT	FPVIOL	None
	MGSTAT1	Set if any errors have been encountered during the read or if blank check failed
	MGSTAT0	Set if any non-correctable errors have been encountered during the read or it blank check failed.

# 4.5.2.9.14 Program EEPROM command

The program EEPROM operation programs one to four previously erased bytes in the EEPROM block. The program EEPROM operation will confirm that the targeted location(s) were successfully programmed upon completion.

#### **Note**

A EEPROM byte must be in the erased state before being programmed. Cumulative programming of bits within a EEPROM byte is not allowed.

Table 4-46. Program EEPROM command FCCOB requirements

CCOBIX[2:0]	NVM_FCCOBHI parameters	NVM_FCCOBLO parameters
000	0x11	Global address [23:16] to identify the EEPROM block
001	Global addre	ss [15:0] of the first word to be verified
010		Byte 0 program value
011		Byte 1 program value, if desired
100		Byte 2 program value, if desired
101		Byte 3 program value, if desired

#### Flash and EEPROM

Upon clearing NVM\_FSTAT[CCIF] to launch the program EEPROM command, the user-supplied words will be transferred to the memory controller and be programmed if the area is unprotected. The CCOBIX index value at program EEPROM command launch determines how many bytes will be programmed in the EEPROM block. The NVM\_FSTAT[CCIF] flag is set when the operation has completed.

Table 4-47. Program EEPROM command error handling

Register	Error Bit	Error condition
	ACCERR	Set if CCOBIX[2:0] < 010 at command launch
		Set if CCOBIX[2:0] >101 at command launch
		Set if command is not available in current mode (see Table 4-9)
		Set if an invalid global address [23:0] is supplied
NVM_FSTAT		Set if the requested group of words breaches the end of the EEPROM block
	FPVIOL	Set if the selected area of the EEPROM memory is protected
	MGSTAT1	Set if any errors have been encountered during the verify operation
	MGSTAT0	Set if any non-correctable errors have been encountered during the verify operation

#### 4.5.2.9.15 Erase EEPROM sector command

The erase EEPROM sector operation will erase all addresses in a sector of the EEPROM block.

Table 4-48. Erase EEPROM sector command FCCOB requirements

CCOBIX[2:0]	NVM_FCCOBHI parameters	NVM_FCCOBLO parameters
000	0x12	Global address [23:16] to identify EEPROM block
001	Global address [15:0] anywhere within the sector to be erased. See Overview for EEPROM sector size	

Upon clearing NVM\_FSTAT[CCIF] to launch the erase EEPROM sector command, the memory controller will erase the selected EEPROM sector and verify that it is erased. The NVM\_FSTAT[CCIF] flag will set after the erase EEPROM sector operation has completed.

Table 4-49. Erase EEPROM sector command error handling

Register	Error bit	Error condition
	ACCERR	Set if CCOBIX[2:0] ≠ 001 at command launch
		Set if command is not available in current mode (see Table 4-9)
		Set if an invalid global address [23:0] is supplied (see Table 4-6)
NVM_FSTAT	FPVIOL	Set if the selected area of the EEPROM memory is protected
	MGSTAT1	Set if any errors have been encountered during the verify operation
	MGSTAT0	Set if any non-correctable errors have been encountered during the verify operation

# 4.6 Flash and EEPROM registers descriptions

The flash module contains a set of 16 user control and status registers located between 0x3020 and 0x302F. In the case of the writable registers, the write accesses are forbidden during flash command execution. For more details, see Caution note in Flash and EEPROM memory map. A summary of the flash module registers is given in the following table with detailed descriptions in the following subsections.

### **NVM** memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/ page
3020	Flash Clock Divider Register (NVM_FCLKDIV)	8	R/W	00h	4.6.1/83
3021	Flash Security Register (NVM_FSEC)	8	R	Undefined	4.6.2/84
3022	Flash CCOB Index Register (NVM_FCCOBIX)	8	R/W	00h	4.6.3/85
3024	Flash Configuration Register (NVM_FCNFG)	8	R/W	00h	4.6.4/86
3025	Flash Error Configuration Register (NVM_FERCNFG)	8	R/W	00h	4.6.5/87
3026	Flash Status Register (NVM_FSTAT)	8	R/W	80h	4.6.6/87
3027	Flash Error Status Register (NVM_FERSTAT)	8	R/W	00h	4.6.7/88
3028	Flash Protection Register (NVM_FPROT)	8	R	Undefined	4.6.8/89
3029	EEPROM Protection Register (NVM_EEPROT)	8	R/W	Undefined	4.6.9/90
302A	Flash Common Command Object Register:High (NVM_FCCOBHI)	8	R/W	00h	4.6.10/92
302B	Flash Common Command Object Register: Low (NVM_FCCOBLO)	8	R/W	00h	4.6.11/92
302C	Flash Option Register (NVM_FOPT)	8	R	Undefined	4.6.12/92


### 4.6.1 Flash Clock Divider Register (NVM\_FCLKDIV)

The FCLKDIV register is used to control timed events in program and erase algorithms.

#### NOTE

The FCLKDIV register must not be written while a flash command is executing (NVM\_FSTAT[CCIF] = 0)

Address: 3020h base + 0h offset = 3020h



### **NVM\_FCLKDIV** field descriptions


Field	Description
7	Clock Divider Loaded
FDIVLD	5014/504
	0 FCLKDIV register has not been written since the last reset.
	1 FCLKDIV register has been written since the last reset.
6	Clock Divider Locked
FDIVLCK	
	0 FDIV field is open for writing.
	1 FDIV value is locked and cannot be changed. After the lock bit is set high, only reset can clear this bit and restore writability to the FDIV field in user mode.
5–0	Clock Divider Bits
FDIV	
	FDIV[5:0] must be set to effectively divide BUSCLK down to 1MHz to control timed events during flash program and erase algorithms. Refer to the table in the Writing the FCLKDIV register for the recommended values of FDIV based on the BUSCLK frequency.

# 4.6.2 Flash Security Register (NVM\_FSEC)

The FSEC register holds all bits associated with the security of the MCU and NVM module. All bits in the FSEC register are readable but not writable. During the reset sequence, the FSEC register is loaded with the contents of the flash security byte in the flash configuration field at global address 0xFF7F located in flash memory.

See Security for security function.

Address: 3020h base + 1h offset = 3021h



- \* Notes:
- x = Undefined at reset.


# **NVM\_FSEC** field descriptions

Field	Description
7–6 KEYEN	Backdoor Key Security Enable Bits
	The KEYEN[1:0] bits define the enabling of backdoor key access to the flash module.
	NOTE: 01 is the preferred KEYEN state to disable backdoor key access.
	00 Disabled
	01 Disabled
	10 Enabled
	11 Disabled
5–2	This field is reserved.
Reserved	
1–0 SEC	Flash Security Bits
SLO	The SEC[1:0] bits define the security state of the MCU. If the flash module is unsecured using backdoor key access, the SEC bits are forced to 10.
	NOTE: 01 is the preferred SEC state to set MCU to secured state.
	00 Secured
	01 Secured
	10 Unsecured
	11 Secured

# 4.6.3 Flash CCOB Index Register (NVM\_FCCOBIX)

The FCCOBIX register is used to index the FCCOB register for NVM memory operations.

Address: 3020h base + 2h offset = 3022h




### **NVM\_FCCOBIX** field descriptions

Field	Description
7–3 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
2–0 CCOBIX	Common Command Register Index
	The CCOBIX bits are used to select which word of the FCCOB register array is being read or written to.

# 4.6.4 Flash Configuration Register (NVM\_FCNFG)

The FCNFG register enables the flash command complete interrupt and forces ECC faults on flash array read access from the CPU.

Address: 3020h base + 4h offset = 3024h



### **NVM\_FCNFG** field descriptions


Field	Description
7 CCIE	Command Complete Interrupt Enable
	The CCIE bit controls interrupt generation when a flash command has completed.
	0 Command complete interrupt disabled.
	1 An interrupt will be requested whenever the CCIF flag in the FSTAT register is set.
6–5 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
4	Ignore Single Bit Fault
IGNSF	The IGNSF controls single bit fault reporting in the FERSTAT register.
	0 All single bit faults detected during array reads are reported.
	1 Single bit faults detected during array reads are not reported and the single bit fault interrupt will not be generated.
3–2 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
1 FDFD	Force Double Bit Fault Detect
	The FDFD bit allows the user to simulate a double bit fault during flash array read operations and check the associated interrupt routine. The FDFD bit is cleared by writing a 0 to FDFD.
	0 Flash array read operations will set the FERSTAT[DFDIF] flag only if a double bit fault is detected.
	1 Any flash array read operation will force the FERSTAT[DFDIF] flag to be set and an interrupt will be generated as long as the DFDIE interrupt enable in the FERCNFG register is set.
0 FSFD	Force Single Bit Fault Detect
	The FSFD bit allows the user to simulate a single bit fault during flash array read operations and check the associated interrupt routine. The FSFD bit is cleared by writing a 0 to FSFD.
	0 Flash array read operations will set the SFDIF flag in the FERSTAT register only if a single bit fault is detected.
	1 Flash array read operation will force the SFDIF flag in the FERSTAT register to be set and an interrupt will be generated as long as the SFDIE interrupt enable in the FERCNFG register is set.

87

# 4.6.5 Flash Error Configuration Register (NVM\_FERCNFG)

The FERCNFG register enables the flash error interrupts for the FERSTAT flags.

Address: 3020h base + 5h offset = 3025h




### **NVM\_FERCNFG** field descriptions

Field	Description	
7–2	This field is reserved.	
Reserved	This read-only field is reserved and always has the value 0.	
1 DFDIE	Double Bit Fault Detect Interrupt Enable	
	The DFDIE bit controls interrupt generation when a double bit fault is detected during a flash block read operation.	
	0 DFDIF interrupt disabled.	
	1 An interrupt will be requested whenever the DFDIF flag is set.	
0 SFDIE	Single Bit Fault Detect Interrupt Enable	
	The SFDIE bit controls interrupt generation when a single bit fault is detected during a flash block read operation.	
	0 SFDIF interrupt disabled whenever the SFDIF flag is set.	
	1 An interrupt will be requested whenever the SFDIF flag is set.	

# 4.6.6 Flash Status Register (NVM\_FSTAT)

The FSTAT register reports the operational status of the flash and EEPROM module.

Address: 3020h base + 6h offset = 3026h



### **NVM\_FSTAT** field descriptions

Field	Description
7 CCIF	Command Complete Interrupt Flag
	The CCIF flag indicates that a flash command has completed. The CCIF flag is cleared by writing a 1 to CCIF to launch a command and CCIF will stay low until command completion or command violation.

Table continues on the next page...


S9S08RNA4 Reference Manual, Rev. 2, 4/2013


### **NVM\_FSTAT** field descriptions (continued)

Field	Description	
	0 Flash command in progress.	
	1 Flash command has completed.	
6	This field is reserved.	
Reserved	This read-only field is reserved and always has the value 0.	
5 ACCERR	Flash Access Error Flag	
	The ACCERR bit indicates an illegal access has occurred to the flash memory caused by either a violation of the command write sequence or issuing an illegal flash command. While ACCERR is set, the CCIF flag cannot be cleared to launch a command. The ACCERR bit is cleared by writing a 1 to ACCERR. Writing a 0 to the ACCERR bit has no effect on ACCERR.	
	0 No access error detected.	
	1 Access error detected.	
4 FPVIOL	Flash Protection Violation Flag	
	The FPVIOL bit indicates an attempt was made to program or erase an address in a protected area of flash or EEPROM memory during a command write sequence. The FPVIOL bit is cleared by writing a 1 to FPVIOL. Writing a 0 to the FPIOL bit has no effect on FPIOL. While FPIOL is set, it is not possible to launch a command or start a command write sequence.	
	0 No protection violation detected.	
	1 Protection violation detected.	
3	Memory Controller Busy Flag	
MGBUSY	The MGBUSY flag reflects the active state of the memory controller.	
	0 Memory controller is idle.	
	1 Memory controller is busy executing a flash command (CCIF = 0).	
2 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.	
1–0 MGSTAT	Memory Controller Command Completion Status Flag	
MGGT/	One or more MGSTAT flag bits are set if an error is detected during execution of a flash command or during the flash reset sequence.	
	NOTE: Reset value can deviate from the value shown if a double bit fault is detected during the reset sequence.	

# 4.6.7 Flash Error Status Register (NVM\_FERSTAT)

The FERSTAT register reflects the error status of internal flash and EEPROM operations.





### **NVM\_FERSTAT** field descriptions

Field	Description	
7–2 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.	
1 DFDIF	Double Bit Fault Detect Interrupt Flag  The setting of the DFDIF flag indicates that a double bit fault was detected in the stored parity and data bits during a flash array read operation or that a flash array read operation returning invalid data was attempted on a flash block that was under a flash command operation. The DFDIF flag is cleared by	
	writing a 1 to DFDIF. Writing a 0 to DFDIF has no effect on DFDIF.  NOTE: The single bit fault and double bit fault flags are mutually exclusive for parity errors, meaning that an ECC fault occurrence can be either single fault or double fault but never both. A simultaneous access collision, when the flash array read operation is returning invalid data attempted while a command is running, is indicated when both SFDIF and DFDIF flags are high.	
	<b>NOTE:</b> There is a one cycle delay in storing the ECC DFDIF and SFDIF fault flags in the register. At least one NOP is required after a flash memory read before checking FERSTAT for the occurrence of EEC errors.	
	<ul> <li>No double bit fault detected.</li> <li>Double bit fault detected or a flash array read operation returning invalid data was attempted while command running.</li> </ul>	
0 SFDIF	Single Bit Fault Detect Interrupt Flag  With the IGNSF bit in the FCNFG register clear, the SFDIF flag indicates that a single bit fault was detected in the stored parity and data bits during a flash array read operation or that a flash array read operation returning invalid data was attempted on a flash block that was under a flash command operation. The SFDIF flag is cleared by writing a 1 to SFDIF. Writing a 0 to SFDIF has no effect on SRFDIF.	
	<ul> <li>No single bit fault detected.</li> <li>Single bit fault detected and corrected or a flash array read operation returning invalid data was attempted while command running.</li> </ul>	

### 4.6.8 Flash Protection Register (NVM\_FPROT)

The FPROT register defines which flash sectors are protected against program and erase operations.


The unreserved bits of the FPROT register are writable with the restriction that the size of the protected region can only be increased (see Protection).

During the reset sequence, the FPROT register is loaded with the contents of the flash protection byte in the flash configuration field at global address 0xFF7C located in flash memory. To change the flash protection that will be loaded during the reset sequence, the upper sector of the flash memory must be unprotected, then the flash protection byte must be reprogrammed.

#### Flash and EEPROM registers descriptions

Trying to alter data in any protected area in the flash memory will result in a protection violation error and the FPVIOL bit will be set in the FSTAT register. The block erase of a flash block is not possible if any of the flash sectors contained in the same flash block are protected.

Address: 3020h base + 8h offset = 3028h



<sup>\*</sup> Notes:

### **NVM\_FPROT** field descriptions

Field	Description	
7 FPOPEN	Flash Protection Operation Enable	
	The FPOPEN bit determines the protection function for program or erase operations.	
	0 When FPOPEN is clear, the FPHDIS and FPLDIS bits define unprotected address ranges as specified by the corresponding FPHS and FPLS bits.	
	1 When FPOPEN is set, the FPHDIS and FPLDIS bits enable protection for the address range specified by the corresponding FPHS and FPLS bits.	
6	This field is reserved.	
Reserved	This read-only field is reserved and always has the value 1.	
5 FPHDIS	Flash Protection Higher Address Range Disable	
	The FPHDIS bit determines whether there is a protected/unprotected area in a specific region of the flash memory ending with global address 0xFFFF.	
	0 Protection/Unprotection enabled.	
	1 Protection/Unprotection disabled.	
4–3 FPHS	Flash Protection Higher Address Size	
	The FPHS bits determine the size of the protected/unprotected area in flash memory. The FPHS bits can be written to only while the FPHDIS bit is set.	
2–0	This field is reserved.	
Reserved	This read-only field is reserved and always has the value 0.	

### 4.6.9 EEPROM Protection Register (NVM\_EEPROT)

The EEPROT register defines which EEPROM sectors are protected against program and erase operations.


<sup>•</sup> x = Undefined at reset.

The unreserved bits of the EEPROT register are writable with the restriction that protection can be added but not removed. Writes must increase the DPS value and the DPOPEN bit can only be written from 1, protection disabled, to 0, protection enabled. If the DPOPEN bit is set, the state of the DPS bits is irrelevant.

During the reset sequence, fields DPOPEN and DPS of the EEPROT register are loaded with the contents of the EEPROM protection byte in the flash configuration field at global address 0xFF7D located in flash memory. To change the EEPROM protection that will be loaded during the reset sequence, the flash sector containing the EEPROM protection byte must be unprotected. Then the EEPROM protection byte must be programmed.

Trying to alter data in any protected area in the EEPROM memory will result in a protection violation error and the FPVIOL bit will be set in the FSTAT register. Block erase of the EEPROM memory is not possible if any of the EEPROM sectors are protected.

Address: 3020h base + 9h offset = 3029h




- \* Notes:
- x = Undefined at reset.


### **NVM\_EEPROT** field descriptions

Field	Description
7	EEPROM Protection Control
DPOPEN	
	0 Enables EEPROM memory protection from program and erase with protected address range defined by DPS bits.
	Disables EEPROM memory protection from program and erase.
6–2	This field is reserved.
Reserved	This read-only field is reserved and always has the value 0.
1–0	EEPROM Protection Size
DPS	
	These bits determine the size of the protected area in the EEPROM memory.

# 4.6.10 Flash Common Command Object Register:High (NVM\_FCCOBHI)

The FCCOB is an array of six words addressed via the CCOBIX index found in the FCCOBIX register. Byte-wide reads and writes are allowed to the FCCOB register.






### **NVM\_FCCOBHI** field descriptions

Field	Description
7–0 CCOB	Common Command Object Bit 15:8
	High 8 bits of common command object register

# 4.6.11 Flash Common Command Object Register: Low (NVM\_FCCOBLO)

The FCCOB is an array of six words addressed via the CCOBIX index found in the FCCOBIX register. Byte-wide reads and writes are allowed to the FCCOB register.

#### Address: 3020h base + Bh offset = 302Bh



### NVM\_FCCOBLO field descriptions

Field	Description
7–0 CCOB	Common Command Object Bit 7:0
	Low 8 bits of common command object register

# 4.6.12 Flash Option Register (NVM\_FOPT)

The FOPT register is the flash option register.

During the reset sequence, the FOPT register is loaded from the flash nonvolatile byte in the flash configuration field at global address 0xFF7E located in flash memory as indicated by reset condition.

#### S9S08RNA4 Reference Manual, Rev. 2, 4/2013

Address: 3020h base + Ch offset = 302Ch

### **NVM\_FOPT** field descriptions

Field	Description
NV	Nonvolatile Bits  The NV[7:0] bits are available as nonvolatile bits. During the reset sequence, the FOPT register is loaded from the flash nonvolatile byte in the flash configuration field at global address 0xFF7E located in flash memory.

<sup>\*</sup> Notes:

<sup>•</sup> x = Undefined at reset.



# Chapter 5 System control

# 5.1 System device identification (SDID)

This device is hard coded to the value 0x0043 in SDID registers.

# 5.2 Universally unique identification (UUID)

This device contains up to 64-bit UUID to identify each device in this family. The intent of UUID is to enable distributed systems to uniquely identify information without significant central coordination.

# 5.3 Reset and system initialization

Resetting the MCU provides a way to start processing from a set of known initial conditions. During reset, most control and status registers are forced to initial values and the program counter is loaded from the reset vector (0xFFFE:0xFFFF). On-chip peripheral modules are disabled and I/O pins are initially configured as general-purpose high-impedance inputs with disabled pullup devices. The CCR[I] bit is set to block maskable interrupts so that the user program has a chance to initialize the stack pointer (SP) and system control settings. SP is forced to 0x00FF at reset.

This device has the following sources for reset:

- Power-on reset (POR)
- Low-voltage detect (LVD)
- Watchdog (WDOG) timer
- Illegal opcode detect (ILOP)

95

#### **System options**

- Background debug forced reset
- External reset pin (RESET)
- Internal clock source module reset (CLK)

Each of these sources, with the exception of the background debug forced reset, has an associated bit in the system reset status (SRS) register.

# 5.4 System options

# 5.4.1 SCI0 pin reassignment

After reset, SCI0 module pinouts of RxD and TxD are mapped on PTB0 and PTB1, respectively. SYS\_SOPT1[SCI0PS] bit enables to reassign SCI0 pinouts on PTA2 and PTA3.

# 5.4.2 FTM0 channels pin reassignment

After reset, FTM0 channels pinouts of FTM0CH0 and FTM0CH1 are mapped on PTA0 and PTA1, respectively. SOPT[FTM0PS] bit enables to reassign FTM0 channels pinouts on.

# 5.4.3 FTM1 pin reassignment

After reset, FTM1 channels pinouts of FTM1CH0 and FTM1CH1 are mapped on PTB4 and PTB5, respectively. SOPT1[FTM1PS] bit enables to reassign FTM1 channels pinouts on PTA5 and PTB5.

# 5.5 System interconnection

This device contains a set of system-level logics for module-to-module interconnection for flexible configuration. These interconnections provide the hardware trigger function between modules with least software configuration, which is ideal for infrared communication, serial communication baudrate detection, low-end motor control, metering clock calibration, and other general-purpose applications.




Figure 5-1. System interconnection diagram

### 5.5.1 ACMP output selection

When set, the SYS\_SOPT2[ACIC] bit enables the output of ACMP to connect to the FTM1CH0, the FTM1CH0 pin is released to other shared functions regardless of the configuration of FTM1 pin reassignment.

# 5.5.2 SCI0 TxD modulation

SCI0 TXD can be modulated by FTM0 channel 0 output. When SYS\_SOPT2[TXDME] bit is set, the TXD output is passed to an AND gate with FTM0 channel 0 output before mapping on TXD0 pinout. When this bit is clear, the TXD is directly mapped on the pinout. To enable IR modulation function, both FTM0CH0 and SCI must be active. The FTM0 counter modulo register specifies the period of the PWM, and the FTM0 channel 0 value register specifies the duty cycle of the PWM. Then, when TXDME bit is enabled, each data transmitted via TXD0 from SCI0 is modulated by the FTM0 channel 0 output, and the FTM0CH0 pin is released to other shared functions regardless of the configuration of FTM0 pin reassignment.




Figure 5-2. IR modulation diagram

# 5.5.3 SCI0 RxD capture

RxD0 pin is selectable connected to SCI0 module directly or tagged to FTM0 channel 1. When SYS\_SOPT2[RXDCE] bit is set, the RxD0 pin is connected to both SCI0 and FTM0 channel 1, and the FTM0CH1 pin is released to other shared functions regardless of the configuration of FTM0 pin reassignment. When this bit is clear, the RxD0 pin is connected to SCI0 only.




Figure 5-3. RxD0 capture function diagram

### 5.5.4 SCI0 RxD filter

When SYS\_SOPT2[RXDFE] bit is clear, the RxD0 pin is connected to SCI0 module directly. When this bit is set, the ACMP output is connected to the receive channel of SCI0. To enable RxD filter function, both SCI0 and ACMP must be active. If this function is active, the SCI0 external RxD0 pin is released to other shared functions regardless of the configuration of SCI0 pin reassignment. When SCI0 RxD capture function is active, the ACMP output is injected to FTM0CH1 as well.




Figure 5-4. IR demodulation diagram

# 5.5.5 RTC capture

RTC overflow may be captured by FTM1 channel 1 by setting SYS\_SOPT2[RTCC] bit. When this bit is set, the RTC overflow is connected to FTM1 channel 1 for capture, the FTM1CH1 pin is released to other shared functions.

# 5.5.6 ADC hardware trigger

ADC module may initiate a conversion via a hardware trigger. RTC, ACMP output and FTM output can be enabled as the hardware trigger for the ADC module by setting the SYS\_SOPT2[ADHWT] bits. The following table shows the ADC hardware trigger setting.

ADHWT	ADC hardware trigger
0:0	RTC overflow
0:1	ACMP output
1:0	FTM output (FTM rising edge active).
1:1	FTM output reverse signal (FTM falling edge active)

Table 5-1. ADC hardware trigger setting

When FTM runs in output compare mode or PWM mode, the channels output can be selected as ADC hardware trigger, and the selected channel pin is released to other shared functions. When FTM runs in input capture mode, no trigger is generated from FTM channels.

### **NOTE**

Do not set the FTM channel in input capture mode when this channel is selected as the ADC hardware trigger source, because of the input pin is not controlled by FTM modules.

# 5.6 System Control Registers

#### SYS memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/ page
3000	System Reset Status Register (SYS_SRS)	8	R	82h	5.6.1/100
3001	System Background Debug Force Reset Register (SYS_SBDFR)	8	W (always reads 0)	00h	5.6.2/102
3002	System Device Identification Register: High (SYS_SDIDH)	8	R	00h	5.6.3/103
3003	System Device Identification Register: Low (SYS_SDIDL)	8	R	43h	5.6.4/103
3004	System Options Register 1 (SYS_SOPT1)	8	R/W	0Ch	5.6.5/104
3005	System Options Register 2 (SYS_SOPT2)	8	R/W	00h	5.6.6/105
3006	System Options Register 3 (SYS_SOPT3)	8	R/W	00h	5.6.7/106
304A	Illegal Address Register: High (SYS_ILLAH)	8	R	Undefined	5.6.8/107
304B	Illegal Address Register: Low (SYS_ILLAL)	8	R	Undefined	5.6.9/107
30F8	Universally Unique Identifier Register 1 (SYS_UUID1)	8	R	Undefined	5.6.10/108
30F9	Universally Unique Identifier Register 2 (SYS_UUID2)	8	R	Undefined	5.6.11/108
30FA	Universally Unique Identifier Register 3 (SYS_UUID3)	8	R	Undefined	5.6.12/109
30FB	Universally Unique Identifier Register 4 (SYS_UUID4)	8	R	Undefined	5.6.13/109
30FC	Universally Unique Identifier Register 5 (SYS_UUID5)	8	R	Undefined	5.6.14/110
30FD	Universally Unique Identifier Register 6 (SYS_UUID6)	8	R	Undefined	5.6.15/110
30FE	Universally Unique Identifier Register 7 (SYS_UUID7)	8	R	Undefined	5.6.16/111
30FF	Universally Unique Identifier Register 8 (SYS_UUID8)	8	R	Undefined	5.6.17/111

### 5.6.1 System Reset Status Register (SYS\_SRS)

This register includes read-only status flags to indicate the source of the most recent reset. When a debug host forces reset by writing 1 to the SYS\_SBDFR[BDFR] bit, none of the status bits in SRS will be set. The reset state of these bits depends on what caused the MCU to reset.

#### NOTE


For PIN, WDOG, and ILOP, any of these reset sources that are active at the time of reset (not including POR or LVR) will

cause the corresponding bit(s) to be set; bits corresponding to sources that are not active at the time of reset will be cleared.

#### **NOTE**

The RESET values in the figure are values for power on reset; for other resets, the values depend on the trigger causes.

Address: 3000h base + 0h offset = 3000h



### SYS\_SRS field descriptions

Field	Description
7 POR	Power-On Reset  Reset was caused by the power-on detection logic. When the internal supply voltage was ramping up at the time, the low-voltage reset (LVR) status bit is also set to indicate that the reset occurred while the internal supply was below the LVR threshold.
	NOTE: This bit POR to 1, LVR to uncertain value and reset to 0 at any other conditions.
	Reset not caused by POR.  POR caused reset.
6	External Reset Pin
PIN	External neset Fill
	Reset was caused by an active low level on the external reset pin.
	0 Reset not caused by external reset pin.
	1 Reset came from external reset pin.
5 WDOG	Watchdog (WDOG)
WBOG	Reset was caused by the WDOG timer timing out. This reset source may be blocked by WDOGE = 0.
	0 Reset not caused by WDOG timeout.
	1 Reset caused by WDOG timeout.
4 ILOP	Illegal Opcode
iLOI	Reset was caused by an attempt to execute an unimplemented or illegal opcode. The STOP instruction is considered illegal if stop is disabled by STOPE = 0 in the SOPT register. The BGND instruction is considered illegal if active background mode is disabled by ENBDM = 0 in the BDCSC register.
	0 Reset not caused by an illegal opcode.
	1 Reset caused by an illegal opcode.
3	This field is reserved.
Reserved	This read-only field is reserved and always has the value 0.  Internal Clock Source Module Reset
LOC	Internal Clock Source Module Reset
	Reset was caused by an ICS module reset.

Table continues on the next page...

### SYS\_SRS field descriptions (continued)

Field	Description
	0 Reset not caused by ICS module.
	1 Reset caused by ICS module.
1	Low Voltage Detect
LVD	
	If the LVDRE bit is set in run mode or both LVDRE and LVDSE bits are set in stop mode, and the supply drops below the LVD trip voltage, an LVD reset will occur. This bit is also set by POR.
	NOTE: This bit reset to 1 on POR and LVR and reset to 0 on other reset.
	0 Reset not caused by LVD trip or POR.
	1 Reset caused by LVD trip or POR.
0	This field is reserved.
Reserved	This read-only field is reserved and always has the value 0.


### 5.6.2 System Background Debug Force Reset Register (SYS\_SBDFR)

This register contains a single write-only control bit. A serial background command such as WRITE\_BYTE must be used to write to SYS\_SBDFR. Attempts to write this register from a user program are ignored. Reads always return 0x00.

### NOTE

This register is the same as the BDC\_SBDFR.

Address: 3000h base + 1h offset = 3001h




### SYS\_SBDFR field descriptions

Field	Description
7–1 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
0 BDFR	Background Debug Force Reset  A serial background command such as WRITE_BYTE may be used to allow an external debug host to force a target system reset. Writing logic 1 to this bit forces an MCU reset. This bit cannot be written from a user program.
	NOTE: BDFR is writable only through serial background debug commands, not from user programs.

# 5.6.3 System Device Identification Register: High (SYS\_SDIDH)

This read-only register, together with SYS\_SDIDL, is included so that host development systems can identify the HCS08 derivative and revision number. This allows the development software to recognize where specific memory blocks, registers, and control bits are located in a target MCU.






### SYS\_SDIDH field descriptions

Field	Description
7–4	This field is reserved.
Reserved	
3–0 ID	Part Identification Number
	These bits, together with the SYS_SDIDL, indicate part identification number. Each derivative in the HCS08 family has a unique identification number. This device is hard coded to the value 0x43.

### 5.6.4 System Device Identification Register: Low (SYS\_SDIDL)

This read-only register, together with SYS\_SDIDH, is included so host development systems can identify the HCS08 derivative and revision number. This allows the development software to recognize where specific memory blocks, registers, and control bits are located in a target MCU.

#### Address: 3000h base + 3h offset = 3003h




### SYS\_SDIDL field descriptions

Field	Description
7–0	Part Identification Number
ID	
	These bits, together with the SYS_SDIDH, indicate part identification number. Each derivative in the HCS08 family has a unique identification number. This device is hard coded to the value 0x43.

# 5.6.5 System Options Register 1 (SYS\_SOPT1)

Address: 3000h base + 4h offset = 3004h




### SYS\_SOPT1 field descriptions

Field	Description
7 SCIOPS	SCI0 Pin Select
	This write-once bit selects the SCI0 pinouts.
	0 SCI0 RxD and TxD are mapped on PTB0 and PTB1.
_	1 SCI0 RxD and TxD are mapped on PTA2 and PTA3.
6 FTM1PS	FTM1 Port Pin Select
	This write-once bit selects the FTM1 channels port pins.
	0 FTM1 channels mapped on PTB4 and PTB5.
	1 FTM1 channels mapped on PTA5 and PTB5.
5 FTM0PS	FTM0 Pin Select
	This write-once bit selects the FTM0 Pinouts.
	0 FTM0 is mapped on PTA0, and PTA1.
	1 FTM0 is mapped on PTA2, and PTA3.
4	This field is reserved.
Reserved	This read-only field is reserved and always has the value 0.
3–2 Reserved	This field is reserved. This field can be read as 1. Write takes no effect.
1 FWAKE	Fast Wakeup Enable
I WAKE	This write once bit can set CPU wakeup without any interrupt subroutine serviced. This action saved more than 11 cycles(whole interrupt subroutine time). After wake up CPU continue the address before wait or stop.
	NOTE: When FWAKE is set, user should avoid generating interrupt 0~8 bus clock cycles after issuing the stop instruction, or the MCU may stuck at stop3 mode and cannot wake up by interrupts.
	0 CPU wakes up as normal.
	1 CPU wakes up without any interrupt subroutine serviced.
0 STOPE	Stop Mode Enable
	This write-once bit defaults to 0 after reset, which disables stop mode. If stop mode is disabled and a user program attempts to execute a STOP instruction, an illegal opcode reset occurs.
	0 Stop mode disabled.
	1 Stop mode enabled.

# 5.6.6 System Options Register 2 (SYS\_SOPT2)

This register may be read/write at any time. SYS\_SOPT2 should be written during the user's reset initialization program to set the desired controls even if the desired settings are the same as the reset settings.

Address: 3000h base + 5h offset = 3005h



### SYS\_SOPT2 field descriptions

Field	Description
7	SCI0 TxD Modulation Select
TXDME	This bit enables the SCI0 TxD output modulated by FTM0 channel 0.
	0 TxD0 output is connected to pinout directly.
	1 TxD0 output is modulated by FTM0 channel 0 before mapped to pinout.
6 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
5	SCI0 RxD Filter Select
RXDFE	This bit enables the SCI0 RxD input filtered by ACMP. When this function is enabled, any signal tagged with ACMP inputs can be regarded SCI0.
	0 RXD0 input signal is connected to SCI0 module directly.
	1 RXD0 input signal is filtered by ACMP, then injected to SCI0.
4 RXDCE	SCI0 RxD Capture Select
	This bit enables the SCI0 RxD is captured by FTM0 channel 1.
	0 RXD0 input signal is connected to SCI0 module only.
	1 RXD0 input signal is connected to SCI0 module and FTM0 channel 1.
3	Analog Comparator to Input Capture Enable
ACIC	This bit connects the output of ACMP to FTM1 input channel 0.
	0 ACMP output not connected to FTM1 input channel 0.
	1 ACMP output connected to FTM1 input channel 0.
2 RTCC	Real-Time Counter Capture
HICC	This bit allows the Real-time Counter (RTC) overflow to be captured by FTM1 channel 1.
	0 RTC overflow is not connected to FTM1 input channel 1.
	1 RTC overflow is connected to FTM1 input channel 1.
1-0 ADHWTS	ADC Hardware Trigger Source

Table continues on the next page...


### **SYS\_SOPT2** field descriptions (continued)

Field	Description		
	These bits select the ADC hardware trigger source. All trigger sources start ADC conversion on rising edge.		
	00 RTC overflow as the ADC hardware trigger.		
	01 ACMP output as the ADC hardware trigger.		
	10 FTM output as the ADC hardware trigger, FTM rising edge active.		
	11 FTM output reverse signal as the ADC hardware trigger, FTM falling edge active.		

# 5.6.7 System Options Register 3 (SYS\_SOPT3)

This register may be read and written at any time.

Address: 3000h base + 6h offset = 3006h




### SYS\_SOPT3 field descriptions

Description
This field is reserved. This read-only field is reserved and always has the value 0.
Triis read-only neid is reserved and always has the value o.
FTM Channel Select
These bits select one channel from those of FTM0 and FTM1 to be used as the ADC hardware trigger source.
00 FTM0 channel 0 is selected for the ADC hardware trigger.
01 FTM0 channel 1 is selected for the ADC hardware trigger.
10 FTM1 channel 0 is selected for the ADC hardware trigger.
11 FTM1 channel 1 is selected for the ADC hardware trigger.
This field is reserved. This read-only field is reserved and always has the value 0.

# 5.6.8 Illegal Address Register: High (SYS\_ILLAH)

The SYS\_ILLAH is a read-only register containing the high 8-bit of the illegal address of ILAD reset.



- \* Notes:
- x = Undefined at reset.


### SYS\_ILLAH field descriptions

Field	Description
7–0 ADDR[15:8]	High 8-bit of illegal address
	NOTE: For ILAD, it reset to the high 8-bit of the illegal address; in other cases, the reset to values are undetermined.

# 5.6.9 Illegal Address Register: Low (SYS\_ILLAL)

The SYS\_ILLAL is a read-only register containing the low 8-bit of the illegal address of ILAD reset.





- \* Notes:
- x = Undefined at reset.


#### **System Control Registers**

### SYS\_ILLAL field descriptions

Field	Description
7–0 ADDR[7:0]	Low 8-bit of illegal address
	NOTE: For ILAD, it resets to the low 8-bit of the illegal address; in other cases, the reset to values are undetermined.

# 5.6.10 Universally Unique Identifier Register 1 (SYS\_UUID1)

The read-only SYS\_UUIDx registers contain a series of 64-bit number to identify the unique device in the family.





<sup>\*</sup> Notes:

• x = Undefined at reset.


### SYS\_UUID1 field descriptions

Field	Description
7–0 ID[63:56]	Universally Unique Identifier

# 5.6.11 Universally Unique Identifier Register 2 (SYS\_UUID2)

The read-only SYS\_UUIDx registers contain a series of 63-bit number to identify the unique device in the family.

Address: 3000h base + F9h offset = 30F9h




- \* Notes:
- x = Undefined at reset.

### SYS\_UUID2 field descriptions

Field	Description
7–0 ID[55:48]	Universally Unique Identifier

# 5.6.12 Universally Unique Identifier Register 3 (SYS\_UUID3)

The read-only SYS\_UUIDx registers contain a series of 63-bit number to identify the unique device in the family.





<sup>\*</sup> Notes:

#### SYS\_UUID3 field descriptions

Field	Description
7–0 ID[47:40]	Universally Unique Identifier

# 5.6.13 Universally Unique Identifier Register 4 (SYS\_UUID4)

The read-only SYS\_UUIDx registers contain a series of 63-bit number to identify the unique device in the family.

Address: 3000h base + FBh offset = 30FBh



<sup>\*</sup> Notes:

• x = Undefined at reset.

<sup>•</sup> x = Undefined at reset.

#### **System Control Registers**


### SYS\_UUID4 field descriptions

Field	Description
7–0 ID[39:32]	Universally Unique Identifier

# 5.6.14 Universally Unique Identifier Register 5 (SYS\_UUID5)

The read-only SYS\_UUIDx registers contain a series of 64-bit number to identify the unique device in the family.

Address: 3000h base + FCh offset = 30FCh



<sup>\*</sup> Notes:

• x = Undefined at reset.


#### SYS\_UUID5 field descriptions

Field	Description
7–0 ID[31:24]	Universally Unique Identifier

# 5.6.15 Universally Unique Identifier Register 6 (SYS\_UUID6)

The read-only SYS\_UUIDx registers contain a series of 64-bit number to identify the unique device in the family.

Address: 3000h base + FDh offset = 30FDh



\* Notes:

• x = Undefined at reset.


### SYS\_UUID6 field descriptions

Field	Description
7–0 ID[23:16]	Universally Unique Identifier

# 5.6.16 Universally Unique Identifier Register 7 (SYS\_UUID7)

The read-only SYS\_UUIDx registers contain a series of 64-bit number to identify the unique device in the family.

Address: 3000h base + FEh offset = 30FEh



<sup>\*</sup> Notes:

• x = Undefined at reset.


#### SYS\_UUID7 field descriptions

Field	Description
7–0 ID[15:8]	Universally Unique Identifier

# 5.6.17 Universally Unique Identifier Register 8 (SYS\_UUID8)

The read-only SYS\_UUIDx registers contain a series of 64-bit number to identify the unique device in the family.

Address: 3000h base + FFh offset = 30FFh



\* Notes:

• x = Undefined at reset.

### **System Control Registers**

# SYS\_UUID8 field descriptions

Field	Description
7–0 ID[7:0]	Universally Unique Identifier

# Chapter 6 Parallel input/output

### 6.1 Introduction

This device has three sets of I/O ports, which include up to 16 general-purpose I/O pins.

Not all pins are available on all devices. See to determine which functions are available for a specific device.

Many of the I/O pins are shared with on-chip peripheral functions, as shown in . The peripheral modules have priority over the I/O, so when a peripheral is enabled, the associated I/O functions are disabled.

After reset, the shared peripheral functions are disabled so that the pins are controlled by the parallel I/O that are default to BKGD/MS and RESET function. All of the parallel I/O are configured as high-impedance (Hi-Z). The pin control functions for each pin are configured as follows:

- input disabled (PTxIEn = 0),
- output disabled (PTxOEn = 0), and
- internal pullups disabled (PTxPEn = 0).

Additionally, the parallel I/O that support high drive capability are disabled (HDRVE = 0x00) after reset.

The following three figures show the structures of each I/O pin.

113




Figure 6-1. Normal I/O structure




Figure 6-2. High drive I/O structure

115

### 6.2 Port data and data direction

Reading and writing of parallel I/O is accomplished through the port data registers (PTxD). The direction, input or output, is controlled through the input enable or output enable registers.

After reset, all parallel I/O default to the Hi-Z state. The corresponding bit in output enable register (PTxOE) or input enable register (PTxIE) must be configured for output or input operation. Each port pin has an input enable bit and an output enable bit. When PTxIEn = 1, a read from PTxDn returns the input value of the associated pin; when PTxIEn = 0, a read from PTxDn returns the last value written to the port data register.

#### NOTE

The PTxOE must be clear when the corresponding pin is used as input function to avoid contention. If set the corresponding PTxOE and PTxIE bits at same time, read from PTxDn will always return the output data.

When a peripheral module or system function is in control of a port pin, the data direction register bit still controls what is returned for reads of the port data register, even though the peripheral system has overriding control of the actual pin direction.

When a shared analog function is enabled for a pin, all digital pin functions are disabled. A read of the port data register returns a value of 0 for any bits that have shared analog functions enabled. In general, whenever a pin is shared with both an alternate digital function and an analog function, the analog function has priority such that if both of the digital and analog functions are enabled, the analog function controls the pin.

A write of valid data to a port data register must occur before setting the output enable bit of an associated port pin. This ensures that the pin will not be driven with an incorrect data value.

# 6.3 Internal pullup enable

An internal pullup device can be enabled for each port pin by setting the corresponding bit in one of the pullup enable registers (PTxPEn). The internal pullup device is disabled if the pin is configured as an output by the parallel I/O control logic, or by any shared peripheral function, regardless of the state of the corresponding pullup enable register bit. The internal pullup device is also disabled if the pin is controlled by an analog function.

# 6.4 Input glitch filter setting

A filter is implemented for each port pin that is configured as a digital input. It can be used as a simple low-pass filter to filter any glitch that is introduced from the pins of GPIO, RESET, and KBI. The glitch width threshold can be adjusted easily by setting registers PORT\_IOFLTn and PORT\_FCLKDIV between 1~4096 BUSCLKs (or 1~128 LPOCLKs). This configurable glitch filter can take the place of an on board external analog filter, and greatly improve the EMC performance.

Setting register PORT\_IOFLTn can configure the filter of the whole port, etc. set PORT\_IOFLT0[FLTA] will affect all PTAn pins.

# 6.5 High current drive

Output high sink/source current drive can be enabled by setting the corresponding bit in the HDRVE register for PTB5 and PTB4. Output high sink/source current when they are operated as output. High current drive function is disabled if the pin is configured as an input by the parallel I/O control logic. When configured as any shared peripheral function, high current drive function still works on these pins, but only when they are configured as outputs.

# 6.6 Pin behavior in stop mode

In stop3 mode, all I/O is maintained because internal logic circuitry stays powered up. Upon recovery, normal I/O function is available to the user.

# 6.7 Port data registers

#### **PORT memory map**

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/ page
0	Port A Data Register (PORT_PTAD)	8	R/W	00h	6.7.1/117
1	Port B Data Register (PORT_PTBD)	8	R/W	00h	6.7.2/118
2	Port C Data Register (PORT_PTCD)	8	R/W	00h	6.7.3/118
30AF	Port High Drive Enable Register (PORT_HDRVE)	8	R/W	00h	6.7.4/119


Table continues on the next page...

# PORT memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/ page
30B0	Port A Output Enable Register (PORT_PTAOE)	8	R/W	00h	6.7.5/119
30B1	Port B Output Enable Register (PORT_PTBOE)	8	R/W	00h	6.7.6/120
30B2	Port C Output Enable Register (PORT_PTCOE)	8	R/W	00h	6.7.7/121
30B8	Port A Input Enable Register (PORT_PTAIE)	8	R/W	00h	6.7.8/122
30B9	Port B Input Enable Register (PORT_PTBIE)	8	R/W	00h	6.7.9/123
30BA	Port C Input Enable Register (PORT_PTCIE)	8	R/W	00h	6.7.10/124
30EC	Port Filter Register 0 (PORT_IOFLT0)	8	R/W	00h	6.7.11/125
30EE	Port Filter Register 2 (PORT_IOFLT2)	8	R/W	00h	6.7.12/126
30EF	Port Clock Division Register (PORT_FCLKDIV)	8	R/W	00h	6.7.13/126
30F0	Port A Pullup Enable Register (PORT_PTAPE)	8	R/W	00h	6.7.14/127
30F1	Port B Pullup Enable Register (PORT_PTBPE)	8	R/W	00h	6.7.15/128
30F2	Port C Pullup Enable Register (PORT_PTCPE)	8	R/W	00h	6.7.16/130

# 6.7.1 Port A Data Register (PORT\_PTAD)

Address: 0h base + 0h offset = 0h




### **PORT\_PTAD** field descriptions

Field	Description			
7–4 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.			
3–0 PTAD	Port A Data Register Bits  For port A pins that are configured as inputs, a read returns the logic level on the pin.  For port A pins that are configured as outputs, a read returns the last value that was written to this register.  For port A pins that are configured as Hi-Z, a read returns uncertainty data.  Writes are latched into all bits of this register. For port A pins that are configured as outputs, the logic level is driven out of the corresponding MCU pin.  Reset forces PTAD to all 0s, but these 0s are not driven out of the corresponding pins because reset also configures all port pins as high-impedance inputs with pullups disabled.			

# 6.7.2 Port B Data Register (PORT\_PTBD)

Address: 0h base + 1h offset = 1h




### PORT\_PTBD field descriptions

Field	Description			
7–0	Port B Data Register Bits			
PTBD	For port B pins that are configured as inputs, a read returns the logic level on the pin.			
	For port B pins that are configured as outputs, a read returns the last value that was written to this register.			
	For port B pins that are configured as Hi-Z, a read returns uncertainty data.			
	Writes are latched into all bits of this register. For port B pins that are configured as outputs, the logic level is driven out of the corresponding MCU pin.			
	Reset forces PTBD to all 0s, but these 0s are not driven out of the corresponding pins because reset also configures all port pins as high-impedance inputs with pullups disabled.			

# 6.7.3 Port C Data Register (PORT\_PTCD)

Address: 0h base + 2h offset = 2h




### PORT\_PTCD field descriptions

Field	Description		
7–4 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.		
3–0 PTCD	Port C Data Register Bits  For port C pins that are configured as inputs, a read returns the logic level on the pin.		
	For port C pins that are configured as outputs, a read returns the last value that was written to this register.		
	For port C pins that are configured as Hi-Z, a read returns uncertainty data.		
	Writes are latched into all bits of this register. For port C pins that are configured as outputs, the logic level is driven out of the corresponding MCU pin.		
	Reset forces PTCD to all 0s, but these 0s are not driven out of the corresponding pins because reset also configures all port pins as high-impedance inputs with pullups disabled.		

# 6.7.4 Port High Drive Enable Register (PORT\_HDRVE)

Address: 0h base + 30AFh offset = 30AFh




### **PORT\_HDRVE** field descriptions

Field	Description
7–2 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
1 PTB5	PTB5  This read/write bit enables the high current drive capability of PTB5  0 PTB5 is disabled to offer high current drive capability.  1 PTB5 is enable to offer high current drive capability.
0 PTB4	PTB4  This read/write bit enables the high current drive capability of PTB4  0 PTB4 is disabled to offer high current drive capability.  1 PTB4 is enable to offer high current drive capability.

# 6.7.5 Port A Output Enable Register (PORT\_PTAOE)

Address: 0h base + 30B0h offset = 30B0h



### **PORT\_PTAOE** field descriptions

Field	Description
7–4 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
3 PTAOE3	Output Enable for Port A Bit 3  This read/write bit enables the port A pin as an output.  Output Disabled for port A bit 3.  Output Enabled for port A bit 3.
2 PTAOE2	Output Enable for Port A Bit 2

Table continues on the next page...


#### S9S08RNA4 Reference Manual, Rev. 2, 4/2013

# PORT\_PTAOE field descriptions (continued)

Field	Description
	This read/write bit enables the port A pin as an output.
	0 Output Disabled for port A bit 2.
	1 Output Enabled for port A bit 2.
1 PTAOE1	Output Enable for Port A Bit 1
	This read/write bit enables the port A pin as an output.
	0 Output Disabled for port A bit 1.
	1 Output Enabled for port A bit 1.
0 PTAOE0	Output Enable for Port A Bit 0
	This read/write bit enables the port A pin as an output.
	0 Output Disabled for port A bit 0.
	1 Output Enabled for port A bit 0.

# 6.7.6 Port B Output Enable Register (PORT\_PTBOE)

Address: 0h base + 30B1h offset = 30B1h



### PORT\_PTBOE field descriptions

Field	Description
7	Output Enable for Port B Bit 7
PTBOE7	This read/write bit enables the port B pin as an output.
	0 Output Disabled for port B bit 7.
	1 Output Enabled for port B bit 7.
6 PTBOE6	Output Enable for Port B Bit 6
	This read/write bit enables the port B pin as an output.
	0 Output Disabled for port B bit 6.
	1 Output Enabled for port B bit 6.
5 PTBOE5	Output Enable for Port B Bit 5
	This read/write bit enables the port B pin as an output.
	0 Output Disabled for port B bit 5.
	1 Output Enabled for port B bit 5.
4 PTBOE4	Output Enable for Port B Bit 4
FIBUE4	


Table continues on the next page...

# PORT\_PTBOE field descriptions (continued)

Field	Description
	This read/write bit enables the port B pin as an output.
	0 Output Disabled for port B bit 4.
	1 Output Enabled for port B bit 4.
3 PTBOE3	Output Enable for Port B Bit 3
1 1BOLS	This read/write bit enables the port B pin as an output.
	0 Output Disabled for port B bit 3.
	1 Output Enabled for port B bit 3.
2 PTBOE2	Output Enable for Port B Bit 2
	This read/write bit enables the port B pin as an output.
	0 Output Disabled for port B bit 2.
	1 Output Enabled for port B bit 2.
1	Output Enable for Port B Bit 1
PTBOE1	This read/write bit enables the port B pin as an output.
	0 Output Disabled for port B bit 1.
	1 Output Enabled for port B bit 1.
0 PTBOE0	Output Enable for Port B Bit 0
PIBOEO	This read/write bit enables the port B pin as an output.
	0 Output Disabled for port B bit 0.
	1 Output Enabled for port B bit 0.

# 6.7.7 Port C Output Enable Register (PORT\_PTCOE)

Address: 0h base + 30B2h offset = 30B2h



### **PORT\_PTCOE** field descriptions

Field	Description
7–4 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
3 PTCOE3	Output Enable for Port C Bit 3  This read/write bit enables the port C pin as an output.
	<ul><li>Output Disabled for port C bit 3.</li><li>Output Enabled for port C bit 3.</li></ul>

Table continues on the next page...

#### S9S08RNA4 Reference Manual, Rev. 2, 4/2013


#### Port data registers

### PORT\_PTCOE field descriptions (continued)

Field	Description
2 PTCOE2	Output Enable for Port C Bit 2
	This read/write bit enables the port C pin as an output.
	0 Output Disabled for port C bit 2.
	1 Output Enabled for port C bit 2.
1 PTCOE1	Output Enable for Port C Bit 1
	This read/write bit enables the port C pin as an output.
	0 Output Disabled for port C bit 1.
	1 Output Enabled for port C bit 1.
0 PTCOE0	Output Enable for Port C Bit 0
	This read/write bit enables the port C pin as an output.
	0 Output Disabled for port C bit 0.
	1 Output Enabled for port C bit 0.

# 6.7.8 Port A Input Enable Register (PORT\_PTAIE)

Address: 0h base + 30B8h offset = 30B8h



### **PORT\_PTAIE** field descriptions

Field	Description
7–6 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
5–4 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
3 PTAIE3	Input Enable for Port A Bit 3  This read/write bit enables the port A pin as an input.
	<ul><li>0 Input disabled for port A bit 3.</li><li>1 Input enabled for port A bit 3.</li></ul>
2 PTAIE2	Input Enable for Port A Bit 2  This read/write bit enables the port A pin as an input.
	<ul><li>0 Input disabled for port A bit 2.</li><li>1 Input enabled for port A bit 2.</li></ul>


Table continues on the next page...

### PORT\_PTAIE field descriptions (continued)

Field	Description
1 PTAIE1	Input Enable for Port A Bit 1
	This read/write bit enables the port A pin as an input.
	0 Input disabled for port A bit 1.
	1 Input enabled for port A bit 1.
0	Input Enable for Port A Bit 0
PTAIE0	This read/write bit enables the port A pin as an input.
	0 Input disabled for port A bit 0.
	1 Input enabled for port A bit 0.

# 6.7.9 Port B Input Enable Register (PORT\_PTBIE)

Address: 0h base + 30B9h offset = 30B9h



### **PORT\_PTBIE** field descriptions

Field	Description
7 PTBIE7	Input Enable for Port B Bit 7
1 TBIE7	This read/write bit enables the port B pin as an input.
	0 Input disabled for port B bit 7.
	1 Input enabled for port B bit 7.
6 PTBIE6	Input Enable for Port B Bit 6
	This read/write bit enables the port B pin as an input.
	0 Input disabled for port B bit 6.
	1 Input enabled for port B bit 6.
5 PTBIE5	Input Enable for Port B Bit 5
	This read/write bit enables the port B pin as an input.
	0 Input disabled for port B bit 5.
	1 Input enabled for port B bit 5.
4 PTBIE4	Input Enable for Port B Bit 4
	This read/write bit enables the port B pin as an input.
	0 Input disabled for port B bit 4.
	1 Input enabled for port B bit 4.


Table continues on the next page...

# PORT\_PTBIE field descriptions (continued)

Field	Description
3 PTBIE3	Input Enable for Port B Bit 3
	This read/write bit enables the port B pin as an input.
	0 Input disabled for port B bit 3.
	1 Input enabled for port B bit 3.
2 PTBIE2	Input Enable for Port B Bit 2
	This read/write bit enables the port B pin as an input.
	0 Input disabled for port B bit 2.
	1 Input enabled for port B bit 2.
1 PTBIE1	Input Enable for Port B Bit 1
	This read/write bit enables the port B pin as an input.
	0 Input disabled for port B bit 1.
	1 Input enabled for port B bit 1.
0 PTBIE0	Input Enable for Port B Bit 0
	This read/write bit enables the port B pin as an input.
	0 Input disabled for port B bit 0.
	1 Input enabled for port B bit 0.

# 6.7.10 Port C Input Enable Register (PORT\_PTCIE)

Address: 0h base + 30BAh offset = 30BAh



### **PORT\_PTCIE** field descriptions

Field	Description
7–4 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
3 PTCIE3	Input Enable for Port C Bit 3
	This read/write bit enables the port C pin as an input.
	<ul><li>Input disabled for port C bit 3.</li><li>Input enabled for port C bit 3.</li></ul>
2 PTCIE2	Input Enable for Port C Bit 2
3.22	This read/write bit enables the port C pin as an input.

Table continues on the next page...

#### S9S08RNA4 Reference Manual, Rev. 2, 4/2013


## PORT\_PTCIE field descriptions (continued)

Field	Description
	0 Input disabled for port C bit 2.
	1 Input enabled for port C bit 2.
1 PTCIE1	Input Enable for Port C Bit 1
	This read/write bit enables the port C pin as an input.
	0 Input disabled for port C bit 1.
	1 Input enabled for port C bit 1.
0 PTCIE0	Input Enable for Port C Bit 0
	This read/write bit enables the port C pin as an input.
	0 Input disabled for port C bit 0.
	1 Input enabled for port C bit 0.

# 6.7.11 Port Filter Register 0 (PORT\_IOFLT0)

This register sets the filters for input from PTA to PTD.

Address: 0h base + 30ECh offset = 30ECh



### PORT\_IOFLT0 field descriptions

Field	Description
7–6	This field is reserved.
Reserved	This read-only field is reserved and always has the value 0.
5–4 FLTC	Filter selection for input from PTC
	00 BUSCLK
	01 FLTDIV1
	10 FLTDIV2
	11 FLTDIV3
3–2	Filter selection for input from PTB
FLTB	00 BUSCLK
	01 FLTDIV1
	10 FLTDIV2
	11 FLTDIV3
1-0	Filter selection for input from PTA
FLTA	00 BUSCLK
	01 FLTDIV1
1	OI ILIDIVI

Table continues on the next page...


### PORT\_IOFLT0 field descriptions (continued)

Field	Description
	10 FLTDIV2
	11 FLTDIV3

# 6.7.12 Port Filter Register 2 (PORT\_IOFLT2)

This register sets the filters for input from RESET AND IRQ.

Address: 0h base + 30EEh offset = 30EEh



#### PORT\_IOFLT2 field descriptions

Field	Description
7–4	This field is reserved.
Reserved	This read-only field is reserved and always has the value 0.
3–2 FLTKBI0	Filter selection for input from KBI0
LINDIO	00 BUSCLK
	01 Select FLTDIV1, and will switch to FLTDIV3 in stop mode automatically.
	10 Select FLTDIV2, and will switch to FLTDIV3 in stop mode automatically.
	11 FLTDIV3
1–0	Filter selection for input from RESET
FLTRST	OO No Eller
	00 No filter.
	01 Select FLTDIV1, and will switch to FLTDIV3 in stop mode automatically.
	10 Select FLTDIV2, and will switch to FLTDIV3 in stop mode automatically.
	11 FLTDIV3

# 6.7.13 Port Clock Division Register (PORT\_FCLKDIV)

Configure the high/low level glitch width threshold. Glitches that are shorter than the selected clock width will be filtered out; glitches that are more than twice the selected clock width will not be filtered out (they will pass to the internal circuitry).

Address: 0h base + 30EFh offset = 30EFh



# PORT\_FCLKDIV field descriptions

Field	Description
7–5	Filter Division Set 3
FLTDIV3	Port Filter Division Set 3
	1 of thitel Division Set 3
	000 LPOCLK.
	001 LPOCLK/2.
	010 LPOCLK/4.
	011 LPOCLK/8.
	100 LPOCLK/16.
	101 LPOCLK/32.
	110 LPOCLK/64.
	111 LPOCLK/128.
4–2	Filter Division Set 2
FLTDIV2	Port Filter Division Set 2
	000 BUSCLK/32.
	001 BUSCLK/64.
	010 BUSCLK/128.
	011 BUSCLK/256.
	100 BUSCLK/512.
	101 BUSCLK/1024.
	110 BUSCLK/2048.
	111 BUSCLK/4096.
1–0 FLTDIV1	Filter Division Set 1
FLIDIVI	Port Filter Division Set 1
	00 BUSCLK/2.
	01 BUSCLK/4.
	10 BUSCLK/8.
	11 BUSCLK/16.

# 6.7.14 Port A Pullup Enable Register (PORT\_PTAPE)

Address: 0h base + 30F0h offset = 30F0h



### **PORT\_PTAPE** field descriptions

Field	Description
7–4	This field is reserved.
Reserved	This read-only field is reserved and always has the value 0.

Table continues on the next page...


#### S9S08RNA4 Reference Manual, Rev. 2, 4/2013

# PORT\_PTAPE field descriptions (continued)

Field	Description
3 PTAPE3	Pull Enable for Port A Bit 3
	This control bit determines if the internal pullup device is enabled for the associated PTA pin. For port A pins that are configured as outputs or Hi-Z, these bits have no effect.
	0 Pullup disabled for port A bit 3.
	1 Pullup enabled for port A bit 3.
2 PTAPE2	Pull Enable for Port A Bit 2
	This control bit determines if the internal pullup device is enabled for the associated PTA pin. For port A pins that are configured as outputs or Hi-Z, these bits have no effect.
	0 Pullup disabled for port A bit 2.
	1 Pullup enabled for port A bit 2.
1 PTAPE1	Pull Enable for Port A Bit 1
	This control bit determines if the internal pullup device is enabled for the associated PTA pin. For port A pins that are configured as outputs or Hi-Z, these bits have no effect.
	0 Pullup disabled for port A bit 1.
	1 Pullup enabled for port A bit 1.
0 PTAPE0	Pull Enable for Port A Bit 0
	This control bit determines if the internal pullup device is enabled for the associated PTA pin. For port A pins that are configured as outputs or Hi-Z, these bits have no effect.
	0 Pullup disabled for port A bit 0.
	1 Pullup enabled for port A bit 0.

# 6.7.15 Port B Pullup Enable Register (PORT\_PTBPE)

Address: 0h base + 30F1h offset = 30F1h



### **PORT\_PTBPE** field descriptions

Field	Description
7 PTBPE7	Pull Enable for Port B Bit 7
	This control bit determines if the internal pullup device is enabled for the associated PTB pin. For port B pins that are configured as outputs or Hi-Z, these bits have no effect.
	0 Pullup disabled for port B bit 7.
	1 Pullup enabled for port B bit 7.
6 PTBPE6	Pull Enable for Port B Bit 6

Table continues on the next page...


#### S9S08RNA4 Reference Manual, Rev. 2, 4/2013

# PORT\_PTBPE field descriptions (continued)

Field	Description
	This control bit determines if the internal pullup device is enabled for the associated PTB pin. For port B pins that are configured as outputs or Hi-Z, these bits have no effect.
	0 Pullup disabled for port B bit 6.
	1 Pullup enabled for port B bit 6.
5 PTBPE5	Pull Enable for Port B Bit 5
	This control bit determines if the internal pullup device is enabled for the associated PTB pin. For port B pins that are configured as outputs or Hi-Z, these bits have no effect.
	0 Pullup disabled for port B bit 5.
	1 Pullup enabled for port B bit 5.
4 PTBPE4	Pull Enable for Port B Bit 4
	This control bit determines if the internal pullup device is enabled for the associated PTB pin. For port B pins that are configured as outputs or Hi-Z, these bits have no effect.
	0 Pullup disabled for port B bit 4.
	1 Pullup enabled for port B bit 4.
3 PTBPE3	Pull Enable for Port B Bit 3
	This control bit determines if the internal pullup device is enabled for the associated PTB pin. For port B pins that are configured as outputs or Hi-Z, these bits have no effect.
	0 Pullup disabled for port B bit 3.
	1 Pullup enabled for port B bit 3.
2 PTBPE2	Pull Enable for Port B Bit 2
	This control bit determines if the internal pullup device is enabled for the associated PTB pin. For port B pins that are configured as outputs or Hi-Z, these bits have no effect.
	0 Pullup disabled for port B bit 2.
	1 Pullup enabled for port B bit 2.
1 PTBPE1	Pull Enable for Port B Bit 1
	This control bit determines if the internal pullup device is enabled for the associated PTB pin. For port B pins that are configured as outputs or Hi-Z, these bits have no effect.
	0 Pullup disabled for port B bit 1.
	1 Pullup enabled for port B bit 1.
0 PTBPE0	Pull Enable for Port B Bit 0
-	This control bit determines if the internal pullup device is enabled for the associated PTB pin. For port B pins that are configured as outputs or Hi-Z, these bits have no effect.
	0 Pullup disabled for port B bit 0.

# 6.7.16 Port C Pullup Enable Register (PORT\_PTCPE)

Address: 0h base + 30F2h offset = 30F2h



### **PORT\_PTCPE** field descriptions

Field	Description
7–4	This field is reserved.
Reserved	This read-only field is reserved and always has the value 0.
3 PTCPE3	Pull Enable for Port C Bit 3
	This control bit determines if the internal pullup device is enabled for the associated PTC pin. For port C pins that are configured as outputs or Hi-Z, these bits have no effect.
	0 Pullup disabled for port C bit 3.
	1 Pullup enabled for port C bit 3.
2 PTCPE2	Pull Enable for Port C Bit 2
	This control bit determines if the internal pullup device is enabled for the associated PTC pin. For port C pins that are configured as outputs or Hi-Z, these bits have no effect.
	0 Pullup disabled for port C bit 2.
	1 Pullup enabled for port C bit 2.
1 PTCPE1	Pull Enable for Port C Bit 1
TIOILI	This control bit determines if the internal pullup device is enabled for the associated PTC pin. For port C pins that are configured as outputs or Hi-Z, these bits have no effect.
	0 Pullup disabled for port C bit 1.
	1 Pullup enabled for port C bit 1.
0 PTCPE0	Pull Enable for Port C Bit 0
	This control bit determines if the internal pullup device is enabled for the associated PTC pin. For port C pins that are configured as outputs or Hi-Z, these bits have no effect.
	0 Pullup disabled for port C bit 0.
	1 Pullup enabled for port C bit 0.

# Chapter 7 Clock management

### 7.1 Clock module

This device has ICS, XOSC, and LPO clock modules.

The internal clock source (ICS) module provides several clock source options for this device. The module contains a frequency-locked loop (FLL) that is controllable by either an internal or external reference clock. The module can select clock from the FLL or bypass the FLL as a source of the MCU system clock. The selected clock source is passed through a reduced bus divider, which allows a lower output clock frequency to be derived.

The external oscillator (XOSC) module allows an external crystal, ceramic resonator, or other external clock source to produce the external reference clock. The output of XOSC module can be used as the reference of ICS to generate system bus clock, and/or clock source of watchdog (WDOG), real-time counter (RTC), and analog-to-digital (ADC) modules.

The low-power oscillator (LPO) module is an on-chip low-power oscillator providing 1 kHz reference clock to RTC and watchdog (WDOG).

The following figures show the block diagram, highlighting the clock modules.

Figure 7-1. Device block diagram highlighting clock modules and pins

# 7.2 Internal clock source (ICS)

The internal clock source (ICS) module provides clock source options for the MCU. The module contains a frequency-locked loop (FLL) as a clock source that is controllable by an internal or external reference clock. The module can provide this FLL clock or the internal reference clock as a source for the MCU system clock, ICSCLK.

131

#### Internal clock source (ICS)

Whichever clock source is chosen, ICSCLK is the output from a bus clock divider (BDIV), which allows a lower clock frequency to be derived.

Key features of the ICS module are:

- Frequency-locked loop (FLL) is trimmable for accuracy
- Internal or external reference clocks can be used to control the FLL
- Reference divider is provided for external clock
- Internal reference clock has nine trim bits available
- Internal or external reference clocks can be selected as the clock source for the MCU
- Whichever clock is selected as the source can be divided down by 1, 2, 4, 8, 16, 32, 64 or 128
- FLL Engaged Internal mode is automatically selected out of reset
- A constant divide by 2 of the DCO output that can be select as BDC clock.
- Digitally-controlled oscillator (DCO) optimized for 16 MHz to 20 MHz frequency range
- FLL lock detector and external clock monitor
  - FLL lock detector with interrupt capability
  - External reference clock monitor with reset capability

# 7.2.1 Function description

The following figure shows the ICS block diagram.




Figure 7-2. Internal clock source (ICS)

# 7.2.1.1 Bus frequency divider

The ICS\_C2[BDIV] bits can be changed at anytime and the actual switch to the new frequency occurs immediately.

### 7.2.1.2 Low power bit usage

The low power bit (ICS\_C2[LP]) is provided to allow the FLL to be disabled and thus conserve power when it is not used.

However, in some applications it may be desirable to allow the FLL to be enabled and to lock for maximum accuracy before switching to an FLL engaged mode. To do this, write the ICS\_C2[LP] bit to 0.

# 7.2.1.3 Internal reference clock (ICSIRCLK)

When ICS\_C1[IRCLKEN] is set the internal reference clock signal is presented as ICSIRCLK, which can be used as an additional clock source. To re-target the ICSIRCLK frequency, write a new value to the ICS\_C3[SCTRIM] and ICS\_C4[SCFTRIM] bits to trim the period of the internal reference clock:

#### Internal clock source (ICS)

- Writing a larger value slows down the ICSIRCLK frequency.
- Writing a smaller value to the ICSTRM register speeds up the ICSIRCLK frequency.

The TRIM bits affect the ICSOUT frequency if the ICS is in FLL engaged internal (FEI), FLL bypassed internal (FBI), or FLL bypassed internal low power (FBILP) mode.

Until ICSIRCLK is trimmed, programming low reference divider (BDIV) factors may result in ICSOUT frequencies that exceed the maximum chip-level frequency and violate the chip-level clock timing specifications.

If ICS\_C1[IREFSTEN] is set and the ICS\_C1[IRCLKEN] bit is written to 1, the internal reference clock keeps running during stop mode in order to provide a fast recovery upon exiting stop.

All MCU devices are factory programmed with a trim value in a factory reserved memory location. This value is uploaded to the ICS\_C3 register and ICS\_C4 register during any reset initialization. For finer precision, trim the internal oscillator in the application and set the ICS\_C4[SCFTRIM] bit accordingly.

# 7.2.1.4 Fixed frequency clock (ICSFFCLK)

The ICS presents the divided FLL reference clock as ICSFFCLK for use as an additional clock source. ICSFFCLK frequency must be no more than 1/4 of the ICSOUT frequency to be valid. When ICSFFCLK is valid, ICS output signal (ICSFFE) gets asserted high. Because of this requirement, in bypass modes the ICSFFCLK is valid only in bypass external modes (FBE and FBELP) for the following combinations of BDIV, RDIV, and RANGE values:

- RANGE=1
- BDIV=000 (divide by 1), RDIV  $\geq$  010
- BDIV=001 (divide by 2), RDIV ≥ 011
- BDIV=010 (divide by 4), RDIV ≥ 100
- BDIV=011 (divide by 8), RDIV ≥ 101
- BDIV=100 (divide by 16), NA
- BDIV=101 (divide by 32), NA
- BDIV=110 (divide by 64), NA
- BDIV=111 (divide by 128), NA

#### 7.2.1.5 BDC clock

The ICS presents the DCO output clock divided by two as ICSLCLK for use as a clock source for BDC communications. ICSLCLK is not available in FLL bypassed internal low power (FBILP) and FLL bypassed external low power (FBELP) modes. The ICSLCLK can be selected as BDC clock.

# 7.2.2 Modes of operation

There are seven modes of operation for the ICS: FEI, FEE, FBI, FBILP, FBE, FBELP, and stop. The following figure shows the seven states of the ICS as a state diagram. The arrows indicate the allowed movements between the states.




Figure 7-3. ICS clocking switching modes

The ICS\_C1[IREFS] bit can be changed at anytime, but the actual switch to the newly selected clock is shown by the ICS\_S[IREFST] bit. When switching between FLL engaged internal (FEI) and FLL engaged external (FEE) modes, the FLL will lock again after the switch is completed.

#### Internal clock source (ICS)

The ICS\_C1[CLKS] bits can also be changed at anytime, but the actual switch to the newly selected clock is shown by the ICS\_S[CLKST] bits. If the newly selected clock is not available, the previous clock remains selected.

# 7.2.2.1 FLL engaged internal (FEI)

FLL engaged internal (FEI) is the default mode of operation and is entered when all of the following conditions occur:

- ICS\_C1[CLKS] bits are written to 0b
- ICS\_C1[IREFS] bit is written to 1b

In FLL engaged internal mode, the ICSOUT clock is derived from the FLL clock, which is controlled by the internal reference clock. The FLL loop locks the frequency to the 512 times the internal reference frequency. The ICSLCLK is available for BDC communications, and the internal reference clock is enabled.

# 7.2.2.2 FLL engaged external (FEE)

The FLL engaged external (FEE) mode is entered when all of the following conditions occur:

- ICS\_C1[CLKS] bits are written to 00b
- ICS\_C1[IREFS] bit written to 0b
- ICS\_C1[RDIV] bits are written to divide external reference clock to be within the range of 31.25 kHz to 39.0625 kHz

In FLL engaged external mode, the ICSOUT clock is derived from the FLL clock, which is controlled by the external reference clock source. The FLL loop locks the frequency to the 512 times the external reference frequency, as selected by the ICS\_C1[RDIV] bits. The ICSLCLK is available for BDC communications, and the external reference clock is enabled.

### 7.2.2.3 FLL bypassed internal (FBI)

The FLL bypassed internal (FBI) mode is entered when all of the following conditions occur:

- ICS\_C1[CLKS] bits are written to 01
- ICS\_C1[IREFS] bit is written to 1
- BDM mode is active or ICS\_C2[LP] bit is written to 0

In FLL bypassed internal mode, the ICSOUT clock is derived from the internal reference clock. The FLL clock is controlled by the internal reference clock, and the FLL loop locks the FLL frequency to the 512 times the internal reference frequency. The ICSLCLK will be available for BDC communications, and the internal reference clock is enabled.

# 7.2.2.4 FLL bypassed internal low power (FBILP)

The FLL bypassed internal low power (FBILP) mode is entered when all the following conditions occur:

- ICS\_C1[CLKS] bits are written to 01
- ICS\_C1[IREFS] bit is written to 1
- BDM mode is not active and ICS\_C2[LP] bit is written to 1

In FLL bypassed internal low power mode, the ICSOUT clock is derived from the internal reference clock and the FLL is disabled. The ICSLCLK will be not be available for BDC communications, and the internal reference clock is enabled.

# 7.2.2.5 FLL bypassed external (FBE)

The FLL bypassed external (FBE) mode is entered when all of the following conditions occur:

- ICS\_C1[CLKS] bits are written to 10
- ICS\_C1[IREFS] bit is written to 0
- ICS\_C1[RDIV] bits are written to divide external reference clock to be within the range of 31.25 kHz to 39.0625 kHz
- BDM mode is active or ICS\_C2[LP] bit is written to 0

#### Internal clock source (ICS)

In FLL bypassed external mode, the ICSOUT clock is derived from the external reference clock source. The FLL clock is controlled by the external reference clock, and the FLL loop locks the FLL frequency to the 512 times the external reference frequency, as selected by the ICS\_C1[RDIV] bits, so that the ICSLCLK will be available for BDC communications, and the external reference clock is enabled.

# 7.2.2.6 FLL bypassed external low power (FBELP)

The FLL bypassed external low power (FBELP) mode is entered when all of the following conditions occur:

- ICS\_C1[CLKS] bits are written to 10
- ICS\_C1[IREFS] bit is written to 0
- BDM mode is not active and ICS\_C2[LP] bit is written to 1

In FLL bypassed external low power mode, the ICSOUT clock is derived from the external reference clock source and the FLL is disabled. The ICSLCLK will be not available for BDC communications. The external reference clock source is enabled.

# 7.2.2.7 Stop (STOP)

In stop mode, the FLL is disabled and the internal clock source can be enabled or disabled. The BDC clock is not available and the ICS does not provide MCU clock source.

Stop mode is entered whenever the MCU enters a stop state. In this mode, all ICS clock signals are static except in the following cases:

- ICSIRCLK will be active in stop mode when all of the following conditions occur:
  - ICS\_C1[IRCLKEN] bit is written to 1
  - ICS\_C1[IREFSTEN] bit is written to 1
- OSCOUT will be active in stop mode when all of the following conditions occur:
  - ICS\_OSCSC[OSCEN] bit is written to 1
  - ICS\_OSCSC[OSCSTEN] bit is written to 1

#### NOTE

The DCO frequency changes from the pre-stop value to its reset value and the FLL need to re-acquire the lock before the

frequency is stable. Timing sensitive operations must wait for the FLL acquisition time,  $t_{Aquire}$ , before executing.

### 7.2.3 FLL lock and clock monitor

#### 7.2.3.1 FLL clock lock

In FBE and FEE modes, the clock detector source uses the external reference as the reference. When FLL is detected from lock to unlock, the ICS\_S[LOLS] bit is set. An interrupt will be generated if ICS\_C4[LOLIE] bit is set. ICS\_S[LOLS] bit is cleared by reset or by writing a logic 1 to ICS\_S[LOLS] when ICS\_S[LOLS] is set. Writing a logic 0 to ICS\_S[LOLS] has no effect.

In FBI and FEI modes, the lock detector source uses the internal reference as the reference. When FLL is detected from lock to unlock, the ICS\_S[LOLS] bit is set. An interrupt will be generated if ICS\_S[LOLS] bit is set. ICS\_S[LOLS] bit is cleared by reset or by writing a logic 1 to ICS\_S[LOLS] when ICS\_S[LOLS] is set. Writing a logic 0 to ICS\_S[LOLS] has no effect.

In FBELP and FBILP modes, the FLL is not on, therefore, lock detect function is not applicable.

#### 7.2.3.2 External reference clock monitor

In FBE, FEE, or FBI modes, if ICS\_C4[CME] bit is written to 1, the clock monitor is enabled. If the external reference falls below a certain frequency, such as  $f_{loc\_high}$  or  $f_{loc\_low}$  depending on the ICS\_OSCSC[RANGE] bit, the MCU will reset. The SYS\_SRS[CLK] bit will be set to indicate the error.

In FBELP or FBILP modes, the FLL is not on, so the external reference clock monitor will not function even if ICS\_C4[CME] bit is written to 1.

External reference clock monitor uses FLL as the internal reference clock. The FLL must be functional before ICS\_C4[CME] bit is set.

# 7.3 Initialization / application information

This section provides example code to give some basic direction to a user on how to initialize and configure the ICS module. The example software is implemented in C language.

# 7.3.1 Initializing FEI mode

The following code segment demonstrates setting ICS to FEI mode.

### **Example: 7.3.1.1 FEI mode initialization routine**

```
/* the following code segment demonstrates setting ICS to FEI mode generating 20MHz bus*/
ICS_C2 = 0x00;
ICS_C1 = 0x04; /* internal reference clock to FLL */
ICS_C3 = 0x00; /* BDIV = 0, no prescalar */
ICS_C3 = TRIM_VALUE_39K0625HZ; /* FLL output 20MHz */
/* the following code segment demonstrates setting ICS to FEI mode generating 5MHz bus*/
ICS_C2 = 0x00;
ICS_C1 = 0x04; /* internal reference clock to FLL */
ICS_C3 = 0x40; /* BDIV = 2, prescalar = 4 */
ICS_C3 = TRIM_VALUE_39K0625HZ; /* FLL output 20MHz */
/* the following code segment demonstrates setting ICS to FEI mode generating 500kHz bus*/
ICS_C2 = 0x00;
ICS_C1 = 0x04; /* internal reference clock to FLL */
ICS_C3 = 0xA0; /* BDIV = 5, prescalar = 32 */
ICS_C3 = TRIM_VALUE_31K25HZ; /* FLL output 16MHz */
```

# 7.3.2 Initializing FBI mode

The following code segment demonstrates setting ICS to FEI mode.

### Example: 7.3.2.1 FEI mode initialization routine

```
/* the following code segment demonstrates setting ICS to FEI mode generating 32768Hz bus*/ ICS_C2 = 0x00; ICS_C1 = 0x40; ICS_C3 = 0x00; ICS_C3 = TRIM_VALUE_32K768HZ;
```

# 7.3.3 Initializing FEE mode

The following code segment demonstrates setting ICS to FEE mode.

### **Example: 7.3.3.1 FEE mode initialization routine**

```
/* the following code segment demonstrates setting ICS to FEE mode generating 8MHZ bus*/
/* supposing external 4MHZ crystal is installed in high gain mode */
ICS_C2 = 0x34; /* high-range, high-gain, oscillator required */
while (ICS_OSCINIT == 0); /* waiting until oscillator is ready */
ICS_C1 = 0x10; /* external clock reference (31.25kHz) to FLL, RDIV = 2, external prescalar = 128 */
ICS C3 = 0x20; /* BDIV = 1, prescalar = 2 */
```

141

# 7.3.4 Initializing FBE mode

The following code segment demonstrates setting ICS to FBE mode.

### **Example: 7.3.4.1 FBE mode initialization routine**

```
/* the following code segment demonstrates setting ICS to FBE mode generating 20MHZ bus*/
/* supposing external 20MHZ crystal is installed in high gain mode */
ICS_C2 = 0x34; /* high-range, high-gain, oscillator required */
while (ICS_OSCINIT == 0); /* waiting until oscillator is ready */
ICS_C1 = 0x80; /* external clock reference (20MHZ) to FLL output */
ICS_C3 = 0x00; /* BDIV = 0, prescalar = 1 */
```

# 7.3.5 External oscillator (OSC)

The oscillator module provides the reference clock for internal reference clock module (ICS), the real time counter clock module, and other MCU sub-systems.




Figure 7-4. Oscillator module block diagram

#### Initialization / application information

The external oscillator circuit is designed for use with an external crystal or ceramic resonator to provide an accurate clock source. In its typical configuration, the oscillator is connected in a Pierce oscillator configuration, as shown in the above figure. This figure shows only the logical representation of the internal components and may not represent actual circuitry. The oscillator configuration uses five components:

- Crystal or ceramic, X1
- Fixed capacitor, C1
- Tuning capacitor, C2, which can also be a fixed capacitor
- Feedback resistor, R<sub>B</sub>
- Series resistor, R<sub>S</sub> (optional)

# 7.3.5.1 Bypass mode

In bypass mode (ICS\_OSCSC[OSCEN] = 0, ICS\_OSCSC[OSCOS] = 0), external clock module is disabled. EXTAL can be used as the input of external clock source. When external clock source is not used in this mode, the EXTAL can be used as GPIO or other function muxed with this pinout. XTAL can be used as GPIO or other function muxed with its pinout even EXTAL is used as external clock source. The following figure shows the typical OSC bypass mode connection.




Figure 7-5. OSC bypass mode connection

### 7.3.5.2 Low-power configuration

In low-power mode, when ICS\_OSCSC[OSCEN] = 1, ICS\_OSCSC[OSCOS] = 1, and ICS\_OSCSC[HGO] = 0, the series resistor  $R_S$  is not used. The feedback resistor  $R_F$  must be carefully selected to get best performance. The figure below shows the typical OSC low-gain mode connection.




Figure 7-6. OSC low-power mode connection

### 7.3.5.3 High-gain configuration

In high-gain mode, when ICS\_OSCSC[OSCEN] = 1, ICS\_OSCSC[OSCOS] = 1, and ICS\_OSCSC[HGO] = 1, the series resistor  $R_S$  must be used. The series resistor  $R_S$  and feedback resistor  $R_F$  must be carefully selected to get best performance. The following figure shows the typical OSC high-gain mode connection.




Figure 7-7. OSC high-gain mode connection

# 7.3.5.4 Initializing external oscillator for peripherals

The following code segment demonstrates initializing external oscillator.

# **Example: 7.3.5.4.1 External oscillator initialization routine**

S9S08RNA4 Reference Manual, Rev. 2, 4/2013

#### 1 kHz low-power oscillator (LPO)

```
/* the following code segment demonstrates initializing external oscillator */
/* supposing external 32768Hz crystal is installed in low power mode */
ICS_OSCSC = 0xA0; /* low-range, low-power, oscillator required, ERCLK enabled in stop mode */
while (ICS_OSCSC_OSCINIT == 0); /* waiting until oscillator is ready */
```

# 7.4 1 kHz low-power oscillator (LPO)

The 1 kHz low-power oscillator acts as a standalone low-frequency clock source in all run, wait, and stop3 modes.

# 7.5 Peripheral clock gating

This device includes a clock gating system to manage the bus clock sources to the individual peripherals. Using this system, the user can enable or disable the bus clock to each of the peripherals at the clock source, eliminating unnecessary clocks to peripherals that are not in use, thereby reducing the overall run and wait mode currents.

Out of reset, all peripheral clocks will be enabled. For lowest possible run wait currents, user software should disable the clock source to any peripheral not in use. The actual clock will be enabled or disabled immediately following the write to the Clock Gating Control registers (SCG\_Cx). Any peripheral with a gated clock cannot be used unless its clock is enabled. Writing to the registers of a peripheral with a disabled clock has no effect.

#### **Note**

User software should disable the peripheral before disabling the clocks to the peripheral. When clocks are re-enabled to a peripheral, the peripheral registers need to be re-initialized by user software.

In stop modes, the bus clock is disabled for all gated peripherals, regardless of the setting in SCG\_Cx registers.

# 7.6 ICS control registers

## **ICS** memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/ page
3038	ICS Control Register 1 (ICS_C1)	8	R/W	04h	7.6.1/145
3039	ICS Control Register 2 (ICS_C2)	8	R/W	20h	7.6.2/146
303A	ICS Control Register 3 (ICS_C3)	8	R/W	Undefined	7.6.3/147
303B	ICS Control Register 4 (ICS_C4)	8	R/W	00h	7.6.4/147
303C	ICS Status Register (ICS_S)	8	R	10h	7.6.5/148
303E	OSC Status and Control Register (ICS_OSCSC)	8	R/W	00h	7.6.6/149

# 7.6.1 ICS Control Register 1 (ICS\_C1)

Address: 3038h base + 0h offset = 3038h

Bit	7	6	5	4	3	2	1	0
Read [ Write	CL	KS		RDIV		IREFS	IRCLKEN	IREFSTEN
Reset	0	0	0	0	0	1	0	0

#### ICS\_C1 field descriptions

Field	Description				
7–6 CLKS	Clock Source Select				
02.10	Selects the clock source that colof the BDIV bits.	ntrols the bus frequency. The actual bu	s frequency depends on the va		
	00 Output of FLL is selected.				
	01 Internal reference clock is	selected.			
	10 External reference clock is	selected.			
	11 Reserved.				
RDIV					
RDIV	Selects the amount to divide dove frequency must be in the range and RDIV	wn the FLL reference clock selected by 31.25 kHz to 39.0625 kHz.  ICS_OSCSC[RANGE]= 0	the IREFS bits. Resulting  ICS_OSCSC[RANGE]= 1		
RDIV	frequency must be in the range	31.25 kHz to 39.0625 kHz.			
RDIV	frequency must be in the range :	31.25 kHz to 39.0625 kHz.  ICS_OSCSC[RANGE]= 0	ICS_OSCSC[RANGE]= 1		
RDIV	requency must be in the range some RDIV 000	31.25 kHz to 39.0625 kHz.  ICS_OSCSC[RANGE]= 0  1 <sup>1</sup>	ICS_OSCSC[RANGE]= 1		
RDIV	RDIV 000 001	31.25 kHz to 39.0625 kHz.  ICS_OSCSC[RANGE]= 0  11  2	ICS_OSCSC[RANGE]= 1 32 64		
RDIV	RDIV 000 001 010	31.25 kHz to 39.0625 kHz.  ICS_OSCSC[RANGE]= 0  11  2  4	ICS_OSCSC[RANGE]= 1 32 64 128		
RDIV	RDIV  000  001  010	31.25 kHz to 39.0625 kHz.  ICS_OSCSC[RANGE]= 0  11  2  4  8	32 64 128 256		
RDIV	RDIV  000  001  010  011  100	31.25 kHz to 39.0625 kHz.  ICS_OSCSC[RANGE]= 0  11  2  4  8  16	ICS_OSCSC[RANGE]= 1  32  64  128  256  512		

Table continues on the next page...


# ICS\_C1 field descriptions (continued)

Field	Description
	1. Reset default
2 IREFS	Internal Reference Select
	The IREFS bit selects the reference clock source for the FLL.
	0 External reference clock selected.
	1 Internal reference clock selected.
1 IRCLKEN	Internal Reference Clock Enable
	The IRCLKEN bit enables the internal reference clock for use as ICSIRCLK.
	0 ICSIRCLK inactive.
	1 ICSIRCLK active.
0 IREFSTEN	Internal Reference Stop Enable
	The IREFSTEN bit controls whether or not the internal reference clock remains enabled when the ICS enters stop mode.
	0 Internal reference clock is disabled in stop.
	1 Internal reference clock stays enabled in stop if IRCLKEN is set or if ICS is in FEI, FBI, or FBILP mode before entering stop.

#### 1. Reset default

# 7.6.2 ICS Control Register 2 (ICS\_C2)

Address: 3038h base + 1h offset = 3039h



#### ICS\_C2 field descriptions

Field	Description				
7–5 BDIV	Bus Frequency Divider				
	Selects the amount to divide down the clock source selected by the CLKS bits. This controls the bus frequency.				
	000 Encoding 0 - Divides selected clock by 1.				
	001 Encoding 1 - Divides selected clock by 2.				
	010 Encoding 2 - Divides selected clock by 4.				
	011 Encoding 3 - Divides selected clock by 8.				
	100 Encoding 4 - Divides selected clock by 16.				
	101 Encoding 5 - Divides selected clock by 32.				
	110 Encoding 6 - Divides selected clock by 64.				
	111 Encoding 7 - Divides selected clock by 128.				

Table continues on the next page...

#### S9S08RNA4 Reference Manual, Rev. 2, 4/2013

## ICS\_C2 field descriptions (continued)

Field	Description
4	Low Power Select
LP	The LP bit controls whether the FLL is disabled in FLL bypassed modes.
	0 FLL is not disabled in bypass mode.
	1 FLL is disabled in bypass modes unless BDM is active.
3–0 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.

## 7.6.3 ICS Control Register 3 (ICS\_C3)

Address: 3038h base + 2h offset = 303Ah

Bit	7	6	5	4	3	2	1	0
Read Write				SCT	RIM			
Reset	x*	<b>x</b> *						


<sup>\*</sup> Notes:

### ICS\_C3 field descriptions

Field	Description
7–0 SCTRIM	Slow Internal Reference Clock Trim Setting
	The SCTRIM bits control the slow internal reference clock frequency by controlling the internal reference clock period. The bits are binary weighted. In other words, bit 1 adjusts twice as much as bit 0. Increasing the binary value in SCTRIM will increase the period, and decreasing the value will decrease the period. An additional fine trim bit is available in ICSC4 as the SCFTRIM bit.

# 7.6.4 ICS Control Register 4 (ICS\_C4)

Address: 3038h base + 3h offset = 303Bh



#### ICS\_C4 field descriptions

Field	Description
7	Loss of Lock Interrupt
	Determines if an interrupt request is made following a loss of lock indication. The LOLIE bit has an effect only when LOLS is set.

Table continues on the next page...

#### S9S08RNA4 Reference Manual, Rev. 2, 4/2013

<sup>•</sup> x = Undefined at reset.

# ICS\_C4 field descriptions (continued)

Field	Description
	0 No request on loss of lock.
	1 Generate an interrupt request on loss of lock.
6	This field is reserved.
Reserved	This read-only field is reserved and always has the value 0.
5 CME	Clock Monitor Enable
	Determines if a reset request is made following a loss of external clock indication. The CME bit should be set to a logic 1 only when the ICS is in an operational mode that uses the external clock (FEE or FBE).
	0 Clock monitor is disabled.
	1 Generate a reset request on loss of external clock.
4–1	This field is reserved.
Reserved	This read-only field is reserved and always has the value 0.
0 SCFTRIM	Slow Internal Reference Clock Fine Trim
	The SCFTRIM bit controls the smallest adjustment of the internal reference clock frequency. Setting SCFTRIM will increase the period and clearing SCFTRIM will decrease the period by the smallest amount possible.
	NOTE: SCFTRIM is loaded during reset from a factory programmed location when not in any BDM mode.

# 7.6.5 ICS Status Register (ICS\_S)

Address: 3038h base + 4h offset = 303Ch



#### ICS\_S field descriptions

Field	Description
7	Loss of Lock Status
LOLS	
	This bit is a sticky indication of lock status for the FLL. LOLS is set when lock detection is enabled and after acquiring lock, the FLL output frequency has fallen outside the lock exit frequency tolerance, D <sub>unl</sub> . LOLIE determines whether an interrupt request is made when set. LOLS is cleared by reset or by writing a logic 1 to LOLS when LOLS is set. Writing a logic 0 to LOLS has no effect.
	0 FLL has not lost lock since LOLS was last cleared.
	1 FLL has lost lock since LOLS was last cleared.
6 LOCK	Lock Status
	Indicates whether the FLL has acquired lock. Lock detection is disabled when FLL is disabled. If the lock status bit is set then changing the value of any of the following bits IREFS, RDIV[2:0], or, if in FEI or FBI modes, TRIM[7:0] will cause the lock status bit to clear and stay cleared until the FLL has reacquired lock.

Table continues on the next page...


149

# ICS\_S field descriptions (continued)

Field	Description
	Stop mode entry will also cause the lock status bit to clear and stay cleared until the FLL has reacquired lock.
	0 FLL is currently unlocked. 1 FLL is currently locked.
5 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
4 IREFST	Internal Reference Status  The IREFST bit indicates the current source for the reference clock. The IREFST bit does not update
	immediately after a write to the IREFS bit due to internal synchronization between clock domains.  O Source of reference clock is external clock.
	1 Source of reference clock is internal clock.
3–2 CLKST	Clock Mode Status
	The CLKST bits indicate the current clock mode. The CLKST bits don't update immediately after a write to the CLKS bits due to internal synchronization between clock domains.
	00 Output of FLL is selected.
	01 FLL Bypassed, internal reference clock is selected.
	<ul><li>10 FLL Bypassed, external reference clock is selected.</li><li>11 Reserved.</li></ul>
1–0 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.

# 7.6.6 OSC Status and Control Register (ICS\_OSCSC)

Address: 3038h base + 6h offset = 303Eh



## ICS\_OSCSC field descriptions

Field	Description
7 OSCEN	OSC Enable  The OSCEN bit enables the external clock for use as ICSERCLK.
	OSC module disabled.     OSC module enabled.
6 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.

Table continues on the next page...

#### S9S08RNA4 Reference Manual, Rev. 2, 4/2013

#### System clock gating control registers

# ICS\_OSCSC field descriptions (continued)

Field	Description
5 OSCSTEN	OSC Enable in Stop mode
	The OSCSTEN bit controls whether or not the OSC clock remains enabled when MCU enters stop mode.
	0 OSC clock is disabled in stop.
	1 OSC stays enabled in stop if OSCEN is set or if ICS is set or ICS requests to be active before entering stop.
4 OSCOS	OSC Output Select
	This bit is used to select the output clock of OSC module.
	0 External clock source from EXTAL pin is selected.
	1 Oscillator clock source is selected.
3	This field is reserved.
Reserved	This read-only field is reserved and always has the value 0.
2 RANGE	Frequency Range Select
	Selects the frequency range for the OSC module.
	0 Low frequency range of 31.25kHz - 39.0625kHz.
	1 High frequency range of 4 - 20MHz.
1 HGO	High Gain Oscillator Select
rido	The HGO bit controls the OSC mode of operation.
	0 Low gain mode.
	1 High gain mode.
0 OSCINIT	OSC Initialization
	This bit set after the initialization cycles of oscillator completes.
	0 Oscillator initialization not completes.
	1 Oscillator initialization completed.

# 7.7 System clock gating control registers

#### **SCG** memory map

Absolute address (hex)	Register name		Access	Reset value	Section/ page
300C	System Clock Gating Control 1 Register (SCG_C1)	8	R/W	61h	7.7.1/151
300D	System Clock Gating Control 2 Register (SCG_C2)	8	R/W	38h	7.7.2/152
300E	System Clock Gating Control 3 Register (SCG_C3)	8 R/W 10h		7.7.3/153	
300F	System Clock Gating Control 4 Register (SCG_C4)	8	R/W	A9h	7.7.4/153


## 7.7.1 System Clock Gating Control 1 Register (SCG\_C1)

This high page register contains control bits to enable or disable the bus clock to the FTMs, and RTC modules. Gating off the clocks to unused peripherals is used to reduce the MCU's run and wait currents.

#### NOTE

User software should disable the peripheral before disabling the clocks to the peripheral. When clocks are re-enabled to a peripheral, the peripheral registers need to be re-initialized by user software.





#### SCG\_C1 field descriptions

Field	Description
7 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
6 FTM1	FTM1 Clock Gate Control  This bit controls the clock gate to the FTM1 module.
	<ul><li>0 Bus clock to the FTM1 module is disabled.</li><li>1 Bus clock to the FTM1 module is enabled.</li></ul>
5 FTM0	FTM0 Clock Gate Control  This bit controls the clock gate to the FTM0 module.
	<ul><li>0 Bus clock to the FTM0 module is disabled.</li><li>1 Bus clock to the FTM0 module is enabled.</li></ul>
4–1 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
0 RTC	RTC Clock Gate Control  This bit controls the clock gate to the RTC module.
	<ul><li>0 Bus clock to the MTRTCIM1 module is disabled.</li><li>1 Bus clock to the RTC module is enabled.</li></ul>


# 7.7.2 System Clock Gating Control 2 Register (SCG\_C2)

This high-page register contains control bits to enable or disable the bus clock to the DBG, NVM, and IPC modules. Gating off the clocks to unused peripherals is used to reduce the MCU's run and wait currents.

#### **NOTE**

User software should disable the peripheral before disabling the clocks to the peripheral. When clocks are re-enabled to a peripheral, the peripheral registers need to be re-initialized by user software.





#### SCG\_C2 field descriptions


Field	Description					
7–6	This field is reserved.					
Reserved	This read-only field is reserved and always has the value 0.					
5	DBG Clock Gate Control					
DBG	This bit controls the clock gate to the DBG module.					
	0 Bus clock to the DBG module is disabled.					
	1 Bus clock to the DBG module is enabled.					
4	NVM Clock Gate Control					
NVM	This bit controls the clock gate to the NVM module.					
	0 Bus clock to the NVM module is disabled.					
	1 Bus clock to the NVM module is enabled.					
3 IPC	IPC Clock Gate Control					
	This bit controls the clock gate to the IPC module.					
	0 Bus clock to the IPC module is disabled.					
	1 Bus clock to the IPC module is enabled.					
2–0	This field is reserved.					
Reserved	This read-only field is reserved and always has the value 0.					


## 7.7.3 System Clock Gating Control 3 Register (SCG\_C3)

This high page register contains control bits to enable or disable the bus clock to the SCI modules. Gating off the clocks to unused peripherals is used to reduce the MCU's run and wait currents.

#### **NOTE**

User software should disable the peripheral before disabling the clocks to the peripheral. When clocks are re-enabled to a peripheral, the peripheral registers need to be re-initialized by user software.





#### SCG\_C3 field descriptions

Field	Description			
7–5 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.			
4 SCI0	SCI0 Clock Gate Control			
	This bit controls the clock gate to the SCI0 module.  0 Bus clock to the SCI0 module is disabled.  1 Bus clock to the SCI0 module is enabled.			
3–0 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.			

# 7.7.4 System Clock Gating Control 4 Register (SCG\_C4)

This high page register contains control bits to enable or disable the bus clock to the ACMP, ADC, and KBI modules. Gating off the clocks to unused peripherals is used to reduce the MCU's run and wait currents.

#### NOTE

User software should disable the peripheral before disabling the clocks to the peripheral. When clocks are re-enabled to a peripheral, the peripheral registers need to be re-initialized by user software.

#### System clock gating control registers

Address: 300Ch base + 3h offset = 300Fh

Bit 0 0 0 Read **ACMP** ADC KBI0 Write Reset 1 1 0 0 1 0 0 1

## SCG\_C4 field descriptions

Field	Description
7 ACMP	ACMP Clock Gate Control  This bit controls the clock gate to the ACMP module.
	<ul><li>0 Bus clock to the ACMP module is disabled.</li><li>1 Bus clock to the ACMP module is enabled.</li></ul>
6 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
5 ADC	ADC Clock Gate Control  This bit controls the clock gate to the ADC module.  0 Bus clock to the ADC module is disabled.  1 Bus clock to the ADC module is enabled.
4 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
3 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
2–1 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
0 KBI0	KBI0 Clock Gate Control  This bit controls the clock gate to the KBI0 module.  0 Bus clock to the KBI0 module is disabled.  1 Bus clock to the KBI0 module is enabled.

# **Chapter 8 Chip configurations**

#### 8.1 Introduction

This chapter provides details on the individual modules of the device. It includes:

- device block diagrams highlighting the specific modules and pin-outs
- specific module-to-module interactions not necessarily discussed in the individual module chapters, and
- links for more information

#### 8.2 Core modules

# 8.2.1 Central processor unit (CPU)

The HCS08 CPU is fully source- and object-code-compatible with the M68HC08 CPU. Several instructions and enhanced addressing modes were added to improve C compiler efficiency and to support a new background debug system which replaces the monitor mode of earlier M68HC08 microcontrollers.

# 8.2.2 Debug module (DBG)

The DBG module implements an on-chip ICE (in-circuit emulation) system and allows non-intrusive debug of application software by providing an on-chip trace buffer with flexible triggering capability. The trigger can also provide extended breakpoint capacity. The on-chip ICE system is optimized for the HCS08 8-bit architecture and supports 64 KB of memory space.

155

# 8.3 System modules

## 8.3.1 Watchdog (WDOG)

The watchdog timer (WDOG) module triggers a system reset if it is allowed to time out. The program is expected to periodically reload the watchdog timer, thereby preventing it from timing out. However, if a fault occurs that causes the program to stop working, the timer will not be reloaded and it will time out. The resulting trigger of a system reset brings the system back from an unresponsive state into a normal state.

#### 8.4 Clock module

This device has ICS, XOSC, and LPO clock modules.

The internal clock source (ICS) module provides several clock source options for this device. The module contains a frequency-locked loop (FLL) that is controllable by either an internal or external reference clock. The module can select clock from the FLL or bypass the FLL as a source of the MCU system clock. The selected clock source is passed through a reduced bus divider, which allows a lower output clock frequency to be derived.

The external oscillator (XOSC) module allows an external crystal, ceramic resonator, or other external clock source to produce the external reference clock. The output of XOSC module can be used as the reference of ICS to generate system bus clock, and/or clock source of watchdog (WDOG), real-time counter (RTC), and analog-to-digital (ADC) modules.

The low-power oscillator (LPO) module is an on-chip low-power oscillator providing 1 kHz reference clock to RTC and watchdog (WDOG).

The following figures show the block diagram, highlighting the clock modules.

Figure 8-1. Device block diagram highlighting clock modules and pins

# 8.5 Memory

# 8.5.1 Random-access-memory (RAM)

This device contains byte static RAM and addresses 0x0040 through. The location of the stack RAM is programmable. The 16-bit stack pointer allows the stack to be anywhere in the 64 KB memory space.

# 8.5.2 Non-volatile memory (NVM)

The NVM is ideal for single-supply applications allowing for field programming without requiring external high voltage sources from program or erase operations. The NVM module includes a memory controller that executes commands to modify NVM contents.

This device contains two types of non-volatile memory: Flash memory and EEPROM. The Flash is mostly used for the storage of program and constant. The EEPROM is used for storing frequently modified non-volatile data.

Non-volatile memory (NVM) includes:

- Flash memory
- EEPROM memory

#### 8.6 Power modules

This device contains on-chip regulator for various operational power modes of run, wait, and stop3 modes. The low voltage detect (LVD) system allows the system to protect against low voltage conditions in order to protect memory contents and control MCU system states during supply voltage variations. The on-chip bandgap reference (≈1.2V), which is internally connected to ADC channel, provides independent accuracy reference which will not drop over the full operating voltage even when the operating voltage is falling.

#### 8.7 Timers

# 8.7.1 FlexTimer module (FTM)

The FlexTimer module is an up to six-channel timer that supports input capture, output compare, and the generation of PWM signals to control electric motor and power management applications. FTM time reference is a 16-bit counter that can be used as an unsigned or signed counter.

Each FTM module has independent external clock input. The following table summarizes the external signals of FTM modules.

FTM	Functions	Default	Alternate
FTM0	channel 0	PTA0/FTM0CH0	PTA2/FTM0CH0
	channel 1	PTA1/FTM0CH1	PTA3/FTM0CH1
	alternate clock	PTB0/TCLK0	
FTM1	channel 0	PTB4/FTM1CH0	PTA5/FTM1CH0
	channel 1	PTB5/FTM1CH1	
	alternate clock	PTB3/TCLK1	

Table 8-1. FTM module external signals

The following figure shows the device block diagram highlighting FTM modules and pins.

Figure 8-2. Device block diagram highlighting FTM modules and pins

#### 8.7.1.1 FTM0 interconnection

SCI0 TxD signal can be modulated by FTM0 channel 0 PWM output. Please refer to SCI0 TxD modulation.

# 8.7.2 Real-time counter (RTC)

The real-time counter (RTC) consists of one 16-bit counter, one 16-bit comparator, several binary-based and decimal-based prescaler dividers, two clock sources, and one programmable periodic interrupt. This module can be used for time-of-day, calendar or any task scheduling functions. It can also serve as a cyclic wakeup from low power

modes without external components. RTC overflow trigger can be used as hardware trigger for ADC module. Furthermore, when the trigger is enabled, RTC can toggle external pin function if the counter overflows.

The following figure shows the device block diagram highlighting RTC module and pin.

Figure 8-3. Device block diagram highlighting RTC module and pin

#### 8.8 Communication interfaces

## 8.8.1 Serial communications interface (SCI)

This device includes independent serial communications interface (SCI) modules. Typically, these systems are used to connect to the RS232 serial input/output port of a personal computer or workstation. They can also be used to communicate with other embedded controllers.

A flexible, 13-bit, modulo-based baud rate generator supports a broad range of standard baud rates beyond 115.2 kBd. Transmit and receive within the same SCI use a common baud rate, and each SCI module has a separate baud rate generator.

This SCI system offers many advanced features not commonly found on other asynchronous serial I/O peripherals of the embedded controllers. The receiver employs an advanced data sampling technique that ensures reliable communication and noise detection. Hardware parity, receiver wakeup, and double buffering on transmit and receive are also included.

The following figure shows the device block diagram highlighting SCI modules and pins.

Figure 8-4. Device block diagram highlighting SCI modules and pins

### 8.8.1.1 SCI0 infrared functions

#### 8.8.1.1.1 SCI0 TxD modulation

SCI0 TxD output can be modulated by FTM0 channel 0 PWM output. Please refer to SCI0 TxD modulation.

# 8.9 Analog

# 8.9.1 Analog-to-digital converter (ADC)

This device contains an analog-to-digital converter (ADC) of 10-bit, a successive approximation ADC for operation within an integrated microcontroller system-on-chip. The ADC channel assignments, alternate clock function, and hardware trigger function are configured as described following sections.

The following figure shows device block diagram highlighting ADC module and pins.

Figure 8-5. Device block diagram highlighting ADC module and pins

#### 8.9.1.1 ADC channel assignments

The ADC channel assignments for the device are shown in the following table. Reserved channels convert to an unknown value.

**ADCH** Channel Input 00000 AD0 PTA0/ADP0 00001 AD1 PTA1/ADP1 00010 AD2 PTA2/ADP2 00011 AD3 PTA3/ADP3 00100 AD4 PTB0/ADP4 00101 AD5 PTB1/ADP5 00110 AD6 PTB2/ADP6 00111 AD7 PTB3/ADP7 01000 AD8  $V_{SS}$ 01001 AD9  $V_{SS}$ 01010 AD10  $V_{SS}$ 01011 AD11  $V_{SS}$ 01100 AD12  $V_{SS}$ 01101 AD13  $V_{SS}$ 01110 AD14  $V_{SS}$ 01111 AD15  $V_{SS}$ 10000 AD16  $V_{SS}$ 10001 AD17  $V_{SS}$ 10010 AD18  $V_{SS}$ 

Table 8-2. ADC channel assignments

Table continues on the next page...

Table 8-2. ADC channel assignments (continued)

ADCH	Channel	Input
10011	AD19	Reserved
10100	AD20	Reserved
10101	AD21	Reserved
10110	AD22	Temperature sensor
10111	AD23	Bandgap
11000	AD24	Reserved
11001	AD25	Reserved
11010	AD26	Reserved
11011	AD27	Reserved
11100	AD28	Reserved
11101	AD29	V <sub>REFH</sub>
11110	AD30	V <sub>REFL</sub>
11111	Module disabled	None

#### 8.9.1.2 Alternate clock

The ADC module is capable of performing conversions using the MCU bus clock, the bus clock divided by two, the local asynchronous clock (ADACK) within the module, or the alternate clock, ALTCLK. The alternate clock for the devices is the external oscillator output (OSCOUT).

The selected clock source must run at a frequency such that the ADC conversion clock (ADCK) runs at a frequency within its specified range ( $f_{ADCK}$ ) after being divided down from the ALTCLK input as determined by the ADIV bits.

ALTCLK is active while the MCU is in wait mode provided the conditions described above are met. This allows ALTCLK to be used as the conversion clock source for the ADC while the MCU is in wait mode.

ALTCLK cannot be used as the ADC conversion clock source while the MCU is in stop3 mode.

## 8.9.1.3 Hardware trigger

The ADC hardware trigger is selectable from RTC overflow. The MCU can be configured to use any of those four hardware trigger sources in run and wait modes. The RTC overflow can be used as ADC hardware trigger in STOP3 mode. Please refer to ADC hardware trigger.

#### 8.9.1.4 Temperature sensor

The ADC module integrates an on-chip temperature sensor. Following actions must be performed to use this temperature sensor.

- Configure ADC for long sample with a maximum of 1 MHz clock
- Convert the bandgap voltage reference channel (AD23)
  - By converting the digital value of the bandgap voltage reference channel using the value of V<sub>BG</sub> the user can determine V<sub>DD</sub>.
- Convert the temperature sensor channel (AD22)
  - By using the calculated value of  $V_{DD}$ , convert the digital value of AD26 into a voltage,  $V_{TEMP}$

The following equation provides an approximate transfer function of the on-chip temperature sensor for  $V_{DD} = 5.0V$ , Temp = 25°C, using the ADC at  $f_{ADCK} = 1.0$  MHz and configured for long sample.

Temp = 
$$25 - ((V_{\text{TEMP}} - V_{\text{TEMP25}}) \div m)$$

#### where:

- $\bullet$  V<sub>TEMP</sub> is the voltage of the temperature sensor channel at the ambient temperature
- $V_{TEMP25}$  is the voltage of the temperature sensor channel at 25 °C
- m is the hot or cold voltage versus temperature slope in V/°C

For temperature calculations, use the V<sub>TEMP25</sub> and m values in the data sheet.

In application code, you read the temperature sensor channel, calculate  $V_{TEMP}$ , and compare it to  $V_{TEMP25}$ . If  $V_{TEMP}$  is greater than  $V_{TEMP25}$ , the cold slope value is applied in the above equation. If  $V_{TEMP}$  is less than  $V_{TEMP25}$  the hot slope value is applied.

Calibrating at 25°C will improve accuracy to ±4.5°C.

Calibration at three points -40°C, 25°C, and 105°C will improve accuracy to ±2.5°C. After calibration has been completed, you will need to calculate the slope for both hot and cold. In application code, you can calculate the temperature as detailed above and determine if it is above or below 25°C. After you have determined whether the temperature is above or below 25 °C. you can recalculate the temperature using the hot or cold slope value obtained during calibration.

# 8.10 Human-machine interfaces HMI

# 8.10.1 Keyboard interrupts (KBI)

The following figure shows the device block diagram with the KBI modules and pins highlighted.

Figure 8-6. Block diagram highlighting KBI modules and pins

**Human-machine interfaces HMI** 

# Chapter 9 Central processor unit

#### 9.1 Introduction

This section provides summary information about the registers, addressing modes, special operations, instructions and exceptions processing of the HCS08 V6 CPU.

The HCS08 V6 CPU is fully source- and object-code-compatible with the HCS08 CPU.

#### 9.1.1 Features

Features of the HCS08 V6 CPU include:

- Object code fully upward-compatible with M68HC05 and M68HC08 families
- 16-bit stack pointer (any size stack anywhere in 64 KB CPU address space)
- 16-bit index register (H:X) with powerful indexed addressing modes
- 8-bit accumulator (A)
- Many instructions treat X as a second general-purpose 8-bit register
- Seven addressing modes:
  - Inherent Operands in internal registers
  - Relative 8-bit signed offset to branch destination
  - Immediate Operand in next object code byte(s)
  - Direct Operand in memory at 0x0000–0x00FF
  - Extended Operand anywhere in 64-Kbyte address space

#### Programmer's Model and CPU Registers

- Indexed relative to H:X Five submodes including auto increment
- Indexed relative to SP Improves C efficiency dramatically
- Memory-to-memory data move instructions with four address mode combinations
- Overflow, half-carry, negative, zero, and carry condition codes support conditional branching on the results of signed, unsigned, and binary-coded decimal (BCD) operations
- Efficient bit manipulation instructions
- STOP and WAIT instructions to invoke low-power operating modes

# 9.2 Programmer's Model and CPU Registers

Figure 9-1 shows the five CPU registers. CPU registers are not part of the memory map.




Figure 9-1. CPU Registers

# 9.2.1 Accumulator (A)

The A accumulator is a general-purpose 8-bit register. One input operand from the arithmetic logic unit (ALU) is connected to the accumulator, and the ALU results are often stored into the A accumulator after arithmetic and logical operations. The

accumulator can be loaded from memory using various addressing modes to specify the address where the loaded data comes from, or the contents of A can be stored to memory using various addressing modes to specify the address where data from A will be stored.

Reset has no effect on the contents of the A accumulator.

# 9.2.2 Index Register (H:X)

This 16-bit register is actually two separate 8-bit registers (H and X), which often work together as a 16-bit address pointer where H holds the upper byte of an address and X holds the lower byte of the address. All indexed addressing mode instructions use the full 16-bit value in H:X as an index reference pointer; however, for compatibility with the earlier M68HC05 family, some instructions operate only on the low-order 8-bit half (X).

Many instructions treat X as a second general-purpose 8-bit register that can be used to hold 8-bit data values. X can be cleared, incremented, decremented, complemented, negated, shifted, or rotated. Transfer instructions allow data to be transferred from A or transferred to A where arithmetic and logical operations can then be performed.

For compatibility with the earlier M68HC05 family, H is forced to 0x00 during reset. Reset has no effect on the contents of X.

# 9.2.3 Stack Pointer (SP)

This 16-bit address pointer register points at the next available location on the automatic last-in-first-out (LIFO) stack. The stack may be located anywhere in the 64 KB address space that has RAM, and can be any size up to the amount of available RAM. The stack is used to automatically save the return address for subroutine calls, the return address and CPU registers during interrupts, and for local variables. The AIS (add immediate to stack pointer) instruction adds an 8-bit signed immediate value to SP. This is most often used to allocate or deallocate space for local variables on the stack.

SP is forced to 0x00FF at reset for compatibility with the earlier M68HC05 family. HCS08 V6 programs normally change the value in SP to the address of the last location (highest address) in on-chip RAM during reset initialization to free up direct page RAM (from the end of the on-chip registers to 0x00FF).

The RSP (reset stack pointer) instruction was included for compatibility with the M68HC05 family and is seldom used in new HCS08 V6 programs because it affects only the low-order half of the stack pointer.

# 9.2.4 Program Counter (PC)

The program counter is a 16-bit register that contains the address of the next instruction or operand to be fetched.

During normal program execution, the program counter automatically increments to the next sequential memory location every time an instruction or operand is fetched. Jump, branch, interrupt, and return operations load the program counter with an address other than that of the next sequential location. This is called a change-of-flow.

During reset, the program counter is loaded with the reset vector that is located at 0xFFFE and 0xFFFF. The vector stored there is the address of the first instruction that will be executed after exiting the reset state.

# 9.2.5 Condition Code Register (CCR)

The 8-bit condition code register contains the interrupt mask (I) and five flags that indicate the results of the instruction just executed. Bits 6 and 5 are set permanently to 1. The following paragraphs describe the functions of the condition code bits in general terms.

Table 9-1. CCR Register Field Descriptions

Field	Description
7 V	Two's Complement Overflow Flag — The CPU sets the overflow flag when a two's complement overflow occurs. The signed branch instructions BGT, BGE, BLE, and BLT use the overflow flag.
	0 No overflow
	1 Overflow
4	Half-Carry Flag — The CPU sets the half-carry flag when a carry occurs between accumulator bits
н	3 and 4 during an add-without-carry (ADD) or add-with-carry (ADC) operation. The half-carry flag is required for binary-coded decimal (BCD) arithmetic operations. The DAA instruction uses the states of the H and C condition code bits to automatically add a correction value to the result from a previous ADD or ADC on BCD operands to correct the result to a valid BCD value.
	0 No carry between bits 3 and 4
	1 Carry between bits 3 and 4

Table continues on the next page...

Table 9-1. CCR Register Field Descriptions (continued)

Field	Description
3 I	Interrupt Mask Bit — When the interrupt mask is set, all maskable CPU interrupts are disabled. CPU interrupts are enabled when the interrupt mask is cleared. When a CPU interrupt occurs, the interrupt mask is set automatically after the CPU registers are saved on the stack, but before the first instruction of the interrupt service routine is executed.
	Interrupts are not recognized at the instruction boundary after any instruction that clears I (CLI or TAP). This ensures that the next instruction after a CLI or TAP will always be executed without the possibility of an intervening interrupt, provided I was set.
	0 Interrupts enabled
	1 Interrupts disabled
2 N	Negative Flag — The CPU sets the negative flag when an arithmetic operation, logic operation, or data manipulation produces a negative result, setting bit 7 of the result. Simply loading or storing an 8-bit or 16-bit value causes N to be set if the most significant bit of the loaded or stored value was 1.
	0 Non-negative result
	1 Negative result
1 Z	<b>Zero Flag</b> — The CPU sets the zero flag when an arithmetic operation, logic operation, or data manipulation produces a result of 0x00 or 0x0000. Simply loading or storing an 8-bit or 16-bit value causes Z to be set if the loaded or stored value was all 0s.
	0 Non-zero result
	1 Zero result
0 C	Carry/Borrow Flag — The CPU sets the carry/borrow flag when an addition operation produces a carry out of bit 7 of the accumulator or when a subtraction operation requires a borrow. Some instructions — such as bit test and branch, shift, and rotate — also clear or set the carry/borrow flag.
	0 No carry out of bit 7
	1 Carry out of bit 7

# 9.3 Addressing Modes

Addressing modes define the way the CPU accesses operands and data. In the HCS08 V6, memory, status and control registers, and input/output (I/O) ports share a single 64 KB CPU address space. This arrangement means that the same instructions that access variables in RAM can also be used to access I/O and control registers or nonvolatile program space.

Some instructions use more than one addressing mode. For instance, move instructions use one addressing mode to specify the source operand and a second addressing mode to specify the destination address. Instructions such as BRCLR, BRSET, CBEQ, and DBNZ use one addressing mode to specify the location of an operand for a test and then use relative addressing mode to specify the branch destination address when the tested condition is true. For BRCLR, BRSET, CBEQ, and DBNZ, the addressing mode listed in the instruction set tables is the addressing mode needed to access the operand to be tested, and relative addressing mode is implied for the branch destination.

#### **Addressing Modes**

Every addressing mode, except inherent, generates a 16-bit effective address. The effective address is the address of the memory location that the instruction acts on. Effective address computations do not require extra execution cycles. The HCS08 V6 CPU uses the 16 addressing modes described in the following sections.

# 9.3.1 Inherent Addressing Mode (INH)

In this addressing mode, instructions either have no operands or all operands are in internal CPU registers. In either case, the CPU does not need to access any memory locations to complete the instruction. Examples:

NOP ; this instruction has no operands CLRA ; operand is a CPU register

# 9.3.2 Relative Addressing Mode (REL)

Relative addressing mode is used to specify the destination location for branch instructions. A signed two's complement byte offset value is located in the memory location immediately following the opcode. The offset gives a branching range of -128 to +127 bytes. In most assemblers, the programmer does not need to calculate the offset, because the assembler determines the proper offset and verifies that it is within the span of the branch.

During program execution, if a branch condition is true, the signed offset is sign-extended to a 16-bit value and is added to the current contents of the program counter, which causes program execution to continue at the branch destination address. If a branch condition is false, the CPU executes the next instruction.

# 9.3.3 Immediate Addressing Mode (IMM)

The operand for instructions with the immediate addressing mode is contained in the byte(s) immediately following the opcode. The byte or bytes that follow the opcode are the value of the statement rather than the address of the value. The pound symbol (#) is used to indicate an immediate addressing mode operand. One very common programming error is to accidentally omit the # symbol. This causes the assembler to misinterpret the following expression as an address rather than explicitly provided data. For example LDA #\$55 means to load the immediate value \$55 into the accumulator, while LDA \$55 means to load the value from address \$0055 into the accumulator. Without the # symbol, the instruction is erroneously interpreted as a direct addressing instruction.

#### Example:

LDA #\$55 CPHX #\$FFFF LDHX #\$67

The size of the immediate operand is implied by the instruction context. In the third example, the instruction implies a 16-bit immediate value, but only an 8-bit value is supplied. In this case the assembler generates the 16-bit value \$0067 because the CPU expects a 16-bit value in the instruction stream.

# 9.3.4 Direct Addressing Mode (DIR)

This addressing mode is sometimes called zero-page addressing because it accesses operands in the address range \$0000 through \$00FF. Since these addresses always begin with \$00, only the low byte of the address needs to be included in the instruction, which saves program space and execution time. A system can be optimized by placing the most commonly accessed data in this area of memory. The low byte of the operand address is supplied with the instruction and the high byte of the address is assumed to be zero.

#### **Examples:**

LDA \$55

The value \$55 is taken to be the low byte of an address in the range \$0000 through \$00FF. The high byte of the address is assumed to be zero. During execution, the CPU combines the value \$55 from the instruction with the assumed value of \$00 to form the address \$0055, which is then used to access the data to be loaded into accumulator.

LDHX \$20

In this example, the value \$20 is combined with the assumed value of \$00 to form the address \$0020. Since the LDHX instruction requires a 16-bit value, a 16-bit word of data is read from addresses \$0020 and \$0021. After execution, the H:X index register has the value from address \$0020 in its high byte and the value from address \$0021 in its low byte. The same happens for CPHX and STHX.

BRSET 0,\$80,foo

In this example, direct addressing is used to access the operand and relative addressing is used to identify the destination address of a branch, in case the branch-taken conditions are met. This is also the case for BRCLR.

**Addressing Modes** 

# 9.3.5 Extended Addressing Mode (EXT)

In extended addressing, the full 16-bit address of the memory location to be operated on is provided in the instruction. Extended addressing can access any location in the 64 KB memory map.

#### Example:

LDA \$F03B

This instruction uses extended addressing because \$F03B is above the zero page. In most assemblers, the programmer does not need to specify whether an instruction is direct or extended. The assembler automatically selects the shortest form of the instruction.

# 9.3.6 Indexed Addressing Mode

Indexed addressing mode has seven variations, including five that use the 16-bit H:X index register pair and two that use the stack pointer as the base reference.

## 9.3.6.1 Indexed, No Offset (IX)

Instructions using the indexed, no offset addressing mode are one-byte instructions that can access data with variable addresses. The X (Index register low byte) register contains the low byte of the conditional address of the operand and the H (Index register high byte) register contains the high byte of the address.

Indexed, no offset instructions can move a pointer through a table or hold the address of a frequently used RAM or input/output (I/O) location.

## 9.3.6.2 Indexed, No Offset with Post Increment (IX+)

Instructions using the indexed, no offset with post increment addressing mode are twobyte instructions that address the operands and then increment the Index register (H:X). The X (Index register low byte) register contains the low byte of the conditional address of the operand and the H (Index register high byte) register contains the high byte of the address. This addressing mode is usually used for table searches. MOV and CBEQ instructions use this addressing mode as well.

173

## 9.3.6.3 Indexed, 8-Bit Offset (IX1)

Indexed with 8-bit offset instructions are two-byte instructions that can access data with a variable address. The CPU adds the unsigned bytes in the H:X register to the unsigned byte immediately following the opcode. The sum is the effective address.

Indexed, 8-bit offset instructions are useful in selecting the k-th element in an n-element table. The table can begin anywhere and can extend as far as the address map allows. The k value would typically be in H:X, and the address of the beginning of the table would be in the byte following the opcode. Using H:X in this way, this addressing mode is limited to the first 256 addresses in memory. Tables can be located anywhere in the address map when H:X is used as the base address, and the byte following the opcode is the offset.

## 9.3.6.4 Indexed, 8-Bit Offset with Post Increment (IX1+)

Indexed, 8-bit offset with post-increment instructions are three-byte instructions that access the operands with variable addresses, then increment H:X. The CPU adds the unsigned bytes in the H:X register to the byte immediately following the opcode. The sum is the effective address. This addressing mode is generally used for table searches. This addressing mode is used for CBEQ instruction.

# 9.3.6.5 Indexed, 16-Bit Offset (IX2)

Indexed, 16-bit offset instructions are three-byte instructions that can access data with variable addresses at any location in memory. The CPU adds the unsigned contents of H:X to the 16-bit unsigned word formed by the two bytes following the opcode. The sum is the effective address of the operand. The first byte after the opcode is the most significant byte of the 16-bit offset; the second byte is the least significant byte of the 16-bit offset. As with direct and extended addressing, most assemblers determine the shortest form of indexed addressing.

Indexed, 16-bit offset instructions are useful in selecting the k-th element in an n-element table. The table can begin anywhere and can extend as far as the address map allows. The k value would typically be in H:X, and the address of the beginning of the table would be in the bytes following the opcode.

### 9.3.6.6 SP-Relative, 8-Bit Offset (SP1)

Stack pointer, 8-bit offset instructions are three-byte instructions that address operands in much the same way as indexed 8-bit offset instructions, except that the 8-bit offset is added to the value of the stack pointer instead of the index register.

The stack pointer, 8-bit offset addressing mode permits easy addressing of data on the stack. The CPU adds the unsigned byte in the 16-bit stack pointer (SP) register to the unsigned byte following the opcode. The sum is the effective address of the operand. If interrupts are disabled, this addressing mode allows the stack pointer to be used as a second "index" register.

Stack pointer relative instructions require a pre-byte for access. Consequently, all SP relative instructions take one cycle longer than their index relative counterparts.

## 9.3.6.7 SP-Relative, 16-Bit Offset (SP2)

Stack pointer, 16-bit offset instructions are four-byte instructions used to access data relative to the stack pointer with variable addresses at any location in memory. The CPU adds the unsigned contents of the 16-bit stack pointer to the 16-bit unsigned word formed by the two bytes following the opcode. The sum is the effective address of the operand.

As with direct and extended addressing, most assemblers determine the shortest form of stack pointer addressing. Due to the pre-byte, stack pointer relative instructions take one cycle longer than their index relative counterparts.

Stack pointer, 16-bit offset instructions are useful in selecting the k-th element a an n-element table. The table can begin anywhere and can extend anywhere in memory. The k value would typically be in the stack pointer register, and the address of the beginning of the table is located in the two bytes following the two-byte opcode.

## 9.3.7 Memory to memory Addressing Mode

Memory to memory addressing mode has the following four variations.

#### 9.3.7.1 Direct to Direct

This addressing mode is used to move data within the direct page of memory. Both the source operand and the destination operand are in the direct page. The source data is addressed by the first byte immediately following the opcode, and the destination location is addressed by the second byte following the opcode.

#### 9.3.7.2 Immediate to Direct

This addressing mode is used to move an 8-bit constant to any location in the direct page memory. The source data is the byte immediately following the opcode, and the destination is addressed by the second byte following the opcode.

### 9.3.7.3 Indexed to Direct, Post Increment

Used only by the MOV instruction, this addressing mode accesses a source operand addressed by the H:X register, and a destination location within the direct page addressed by the byte following the opcode. H:X is incremented after the source operand is accessed.

#### 9.3.7.4 Direct to Indexed, Post-Increment

Used only with the MOV instruction, this addressing mode accesses a source operand addressed by the byte following the opcode, and a destination location addressed by the H:X register. H:X is incremented after the destination operand is written.

# 9.4 Operation modes

The CPU can be placed into the following operation modes: stop, wait, background and security.

## 9.4.1 Stop mode

Usually, all system clocks, including the crystal oscillator (when used), are halted during stop mode to minimize power consumption. In such systems, external circuitry is needed to control the time spent in stop mode and to issue a signal to wake up the target MCU when it is time to resume processing. Unlike the earlier M68HC05 and M68HC08 MCUs, the HCS08 V6 can be configured to keep a minimum set of clocks running in stop mode. This optionally allows an internal periodic signal to wake the target MCU from stop mode.

When a host debug system is connected to the background debug pin (BKGD) and the ENBDM control bit has been set by a serial command through the background interface (or because the MCU was reset into active background mode), the oscillator is forced to

#### **Operation modes**

remain active when the MCU enters stop mode. In this case, if a serial BACKGROUND command is issued to the MCU through the background debug interface while the CPU is in stop mode, CPU clocks will resume and the CPU will enter active background mode where other serial background commands can be processed. This ensures that a host development system can still gain access to a target MCU even if it is in stop mode.

#### 9.4.2 Wait mode

The WAIT instruction enables interrupts by clearing the I bit in the CCR. It then halts the clocks to the CPU to reduce overall power consumption while the CPU is waiting for the interrupt or reset event that will wake the CPU from wait mode. When an interrupt or reset event occurs, the CPU clocks will resume and the interrupt or reset event will be processed normally.

If a serial BACKGROUND command is issued to the MCU through the background debug interface while the CPU is in wait mode, CPU clocks will resume and the CPU will enter active background mode where other serial background commands can be processed. This ensures that a host development system can still gain access to a target MCU even if it is in wait mode.

While in wait mode, there are some restrictions on which background debug commands can be used. Only the BACKGROUND command and memory-access-with-status commands are available while in wait mode. The memory-access-with-status commands do not allow memory access, but they report an error indicating that the CPU is in either stop or wait mode. The BACKGROUND command can be used to wake the CPU from wait mode and enter active background mode.

## 9.4.3 Background mode

Background instruction (BGND) is not used in normal user programs because it forces the CPU to stop processing user instructions and enter the active background mode waiting for serial background commands. The only way to resume execution of the user program is through reset or by a host debug system issuing a GO, TRACE1, or TAGGO serial command through the background debug interface.

Software-based breakpoints can be set by replacing an opcode at the desired breakpoint address with the BGND opcode. When the program reaches this breakpoint address, the CPU is forced to active background mode rather than continuing the user program.

The active background mode functions are managed through the background debug controller (BDC) in the HCS08 V6 core. The BDC provides the means for analyzing MCU operation during software development. Active background mode is entered in any of the following ways:

- When the BKGD/MS pin is low at the time the MCU exits reset.
- When a BACKGROUND command is received through the BKGD pin.
- When a BGND instruction is executed.
- When encountering a BDC breakpoint.

#### Background commands are of two types:

- Non-intrusive commands, defined as commands that can be issued while the user program is running. Non-intrusive commands can be issued through the BKGD pin while the MCU is in run mode; non-intrusive commands can also be executed when the MCU is in the active background mode. Non-intrusive commands include:
  - Memory access commands
  - Memory-access-with-status commands
  - BDC register access commands
  - The BACKGROUND command
- Active background commands, which can be executed only while the MCU is in active background mode. Active background commands include commands to:
  - Read or write CPU registers
  - Trace one user program instruction at a time
  - Leave active background mode to return to the user's application program (GO)

The active background mode is used to program a bootloader or user application program into the flash program memory before the MCU is operated in run mode for the first time. The active background mode can also be used to erase and reprogram the flash memory after it has been previously programmed.

# 9.4.4 Security mode

Usually HCS08 V6 MCUs are implemented with a secure operating mode. When in secure mode, external access to internal memory is restricted, so that only instructions fetched from secure memory can access secure memory.

The method by which the MCU is put into secure mode is not defined by the HCS08 V6 Core. The core receives an external input signal that, when asserted, informs to the core that the MCU is in secure mode.

While in secure mode, the core controls the following set of conditions:

- 1. The RAM, flash, and EEPROM arrays are considered secure memory. All registers in Direct Page or High Page are considered non-secure memory.
- 2. Read data is tagged as either secure or non-secure during a program read, depending on whether the read is from secure or non-secure memory.
- 3. A data read of secure memory returns a value of \$00 when the current instruction is tagged as non-secure or the access is a BDC access.
- 4. A data write to secure memory is blocked and data at the target address does not change state when the current instruction is tagged as non-secure or the access is through BDC.
- 5. A data write to secure memory is never blocked during the stacking cycles of interrupt service routines.
- 6. Data accesses to either secure or non-secure memory are allowed when the current instruction is tagged as secure.
- 7. BDC accesses to non-secure memory are allowed.

When the device is in the non-secure mode, secure memory is treated the same as non-secure memory, and all accesses are allowed.

Table 9-2 details the security conditions for allowing or disabling a read access.

Inputs conditions Read control Ram, flash or Security Program or **Current CPU instruction Current access** Read access **EEPROM** enabled vector read from secure memory is via BDC allowed access 0 1 Х х Х Х 0 1 Х Х 1 Х 1 1 1 х 1 Х

Table 9-2. Security conditions for read access

Table continues on the next page...

Table 9-2. Security conditions for read access (continued)

Inputs conditions					Read control
Security enabled	Ram, flash or EEPROM access	Program or vector read	Current CPU instruction from secure memory	Current access is via BDC	Read access allowed
1	1	0	1	0	1
1	1	0	1	1	0
1	1	0	0	0	0
1	1	0	0	1	0

# 9.5 HCS08 V6 Opcodes

The HCS08 V6 Core has 254 one-byte opcodes and 47 two-byte opcodes, totaling 301 opcodes. For a more detailed description of the HCS08 V6 instructions please refer to the Instruction Set Summary section.

# 9.6 Special Operations

The CPU performs a few special operations that are similar to instructions but do not have opcodes like other CPU instructions. This section provides additional information about these operations.

# 9.6.1 Reset Sequence

Reset can be caused by a power-on-reset (POR) event, internal conditions such as the COP (computer operating properly) watchdog, or by assertion of an external active-low reset pin. When a reset event occurs, the CPU immediately stops whatever it is doing (the MCU does not wait for an instruction boundary before responding to a reset event).

The reset event is considered concluded when the sequence to determine whether the reset came from an internal source is done and when the reset pin is no longer asserted. At the conclusion of a reset event, the CPU performs a 6-cycle sequence to fetch the reset vector from \$FFFE and \$FFFF and to fill the instruction queue in preparation for execution of the first program instruction.

## 9.6.2 Interrupt Sequence

When an interrupt is requested, the CPU completes the current instruction before responding to the interrupt. At this point, the program counter is pointing at the start of the next instruction, which is where the CPU should return after servicing the interrupt. The CPU responds to an interrupt by performing the same sequence of operations as for a software interrupt (SWI) instruction, except the address used for the vector fetch is determined by the highest priority interrupt that is pending when the interrupt sequence started.

The CPU sequence for an interrupt is:

- 1. Store the contents of PCL, PCH, X, A, and CCR on the stack, in that order.
- 2. Set the I bit in the CCR.
- 3. Fetch the high-order half of the interrupt vector.
- 4. Fetch the low-order half of the interrupt vector.
- 5. Delay for one free bus cycle.

Fetch three bytes of program information starting at the address indicated by the interrupt vector to fill the instruction queue in preparation for execution of the first instruction in the interrupt service routine.

After the CCR contents are pushed onto the stack, the I bit in the CCR is set to prevent other interrupts while in the interrupt service routine. Although it is possible to clear the I bit with an instruction in the interrupt service routine, this would allow nesting of interrupts (which is not recommended because it leads to programs that are difficult to debug and maintain).

For compatibility with the earlier M68HC05 MCUs, the high-order half of the H:X index register pair (H) is not saved on the stack as part of the interrupt sequence. The user must use a PSHH instruction at the beginning of the service routine to save H and then use a PULH instruction just before the RTI that ends the interrupt service routine. It is not necessary to save H if you are certain that the interrupt service routine does not use any instructions or auto-increment addressing modes that might change the value of H.

The software interrupt (SWI) instruction is like a hardware interrupt except that it is not masked by the global I bit in the CCR and it is associated with an instruction opcode within the program so it is not asynchronous to program execution.

181

# 9.7 Instruction Set Summary Table 9-3. Instruction Set Summary

				Eff	ect	on (	CCR	1			_	es
Source Form	Operation	Description	٧	Н	I	N	Z	С	Address Mode	Opcode	Operand	Bus Cycles
ADC #opr8i			<b>‡</b>	<b>‡</b>	_	<b>‡</b>	<b>1</b>	<b>‡</b>	IMM	A9	ii	2
ADC opr8a			<b>‡</b>	<b>‡</b>	_	<b>‡</b>	<b>‡</b>	<b>‡</b>	DIR	B9	dd	3
ADC opr16a			<b>\$</b>	<b>1</b>	_	<b>‡</b>	<b>‡</b>	<b>‡</b>	EXT	C9	hh II	4
ADC oprx16,X			<b>\$</b>	<b>1</b>	_	<b>‡</b>	<b>‡</b>	<b>‡</b>	IX2	D9	ee ff	4
ADC oprx8,X	Add with Carry	$A \leftarrow (A) + (M) + (C)$	<b>\$</b>	<b>1</b>	_	<b>‡</b>	<b>‡</b>	<b>‡</b>	IX1	E9	ff	3
ADC ,X			<b>\$</b>	<b>1</b>	_	<b>‡</b>	<b>‡</b>	<b>‡</b>	IX	F9		3
ADC oprx16,SP			<b>‡</b>	<b>‡</b>	-	<b>‡</b>	<b>‡</b>	<b>‡</b>	SP2	9ED9	ee ff	5
ADC oprx8,SP			<b>‡</b>	<b>‡</b>	-	<b>‡</b>	<b>‡</b>	<b>‡</b>	SP1	9EE9	ff	4
ADD #opr8i			<b>‡</b>	<b>‡</b>	-	<b>‡</b>	<b>‡</b>	<b>‡</b>	IMM	AB	ii	2
ADD opr8a			<b>\$</b>	<b>1</b>	_	<b>‡</b>	<b>‡</b>	<b>‡</b>	DIR	BB	dd	3
ADD opr16a			<b>‡</b>	<b>‡</b>	-	<b>‡</b>	<b>‡</b>	<b>‡</b>	EXT	СВ	hh II	4
ADD oprx16,X			<b>‡</b>	<b>1</b>	-	<b></b>	<b>‡</b>	<b>‡</b>	IX2	DB	ee ff	4
ADD oprx8,X	Add without Carry	$A \leftarrow (A) + (M)$	<b>‡</b>	<b>‡</b>	-	<b>‡</b>	<b>‡</b>	<b>‡</b>	IX1	EB	ff	3
ADD ,X			<b>‡</b>	<b>‡</b>	-	<b>‡</b>	<b>‡</b>	<b>‡</b>	IX	FB		3
ADD oprx16,SP			<b>‡</b>	<b>1</b>	-	<b>1</b>	<b>‡</b>	<b>‡</b>	SP2	9EDB	ee ff	5
ADD oprx8,SP			<b>‡</b>	<b>‡</b>	_	<b>1</b>	<b>‡</b>	<b>‡</b>	SP1	9EEB	ff	4
AIS #opr8i	Add Immediate Value (Signed) to Stack Pointer	SP ← (SP) + (M) where M is sign extended to a 16-bit value	_	_	_	-	_	-	IMM	A7	ii	2
AIX #opr8i	Add Immediate Value (Signed) to Index Register (H:X)	H:X ← (H:X) + (M) where M is sign extended to a 16-bit value	1	_	_	-	_	_	IMM	AF	ii	2
AND #opr8i			0	-	_	<b>‡</b>	<b>‡</b>	-	IMM	A4	ii	2
AND opr8a			0	-	_	<b>‡</b>	<b>‡</b>	-	DIR	B4	dd	3
AND opr16a			0	-	_	<b>‡</b>	<b>1</b>	_	EXT	C4	hh II	4
AND oprx16,X			0	-	_	<b>‡</b>	<b>‡</b>	_	IX2	D4	ee ff	4
AND oprx8,X	Logical AND	A ← (A) & (M)	0	-	_	<b>‡</b>	<b>‡</b>	-	IX1	E4	ff	3
AND ,X			0	-	_	<b>‡</b>	<b>1</b>	-	IX	F4		3
AND oprx16,SP			0	-	_	<b>‡</b>	<b>‡</b>	-	SP2	9ED4	ee ff	5
AND oprx8,SP			0	-	_	<b>‡</b>	<b>‡</b>	-	SP1	9EE4	ff	4
ASL opr8a			<b>‡</b>	-	_	<b>‡</b>	<b>1</b>	<b>‡</b>	DIR	38	dd	5
ASLA			<b>‡</b>	-	_	<b>‡</b>	<b>‡</b>	<b>‡</b>	INH	48		1
ASLX			<b>\$</b>	_	_	<b>‡</b>	<b>1</b>	<b>‡</b>	INH	58		1

Table 9-3. Instruction Set Summary (continued)

				Eff	ect	on (	CCR	ł			_	es
Source Form	Operation	Description	٧	Н	I	N	Z	С	Address Mode	Opcode	Operand	Bus Cycles
ASL oprx8,X	Arithmetic Shift Left (same as LSL)	C ← MSB, LSB ← 0	<b>\$</b>	-	_	<b>‡</b>	<b>‡</b>	<b>‡</b>	IX1	68	ff	5
ASL ,X			<b>‡</b>	-	_	\$	<b>‡</b>	<b>‡</b>	IX	78		4
ASL oprx8,SP			<b>1</b>	-	-	<b>‡</b>	<b>1</b>	<b>1</b>	SP1	9E68	ff	6
ASR opr8a			<b>1</b>	-	_	<b>‡</b>	<b>1</b>	<b>1</b>	DIR	37	dd	5
ASRA	]		<b>1</b>	_	_	<b>‡</b>	\$	<b>‡</b>	INH	47		1
ASRX			<b>1</b>	_	_	<b>‡</b>	\$	<b>‡</b>	INH	57		1
ASR oprx8,X	Arithmetic Shift Right	MSB → MSB, LSB → C	<b>1</b>	-	_	<b>‡</b>	<b>1</b>	<b>1</b>	IX1	67	ff	5
ASR ,X			<b>1</b>	-	_	<b>‡</b>	<b>‡</b>	<b>1</b>	IX	77		4
ASR oprx8,SP	1		<b>1</b>	-	_	<b>‡</b>	<b>‡</b>	<b>1</b>	SP1	9E67	ff	6
BCC rel	Branch if Carry Bit Clear	Branch if (C) = 0	_	-	-	_	_	_	REL	24	rr	3
			_	-	_	_	_	_	DIR (b0)	11	dd	5
			_	-	_	_	_	_	DIR (b1)	13	dd	5
			_	-	<u> </u>	_	_	_	DIR (b2)	15	dd	5
BCLR n,opr8a	Clear Bit n in Memory	Mn ← 0	_	-	_	<u> </u>	_	_	DIR (b3)	17	dd	5
			_	-	_	_	_	_	DIR (b4)	19	dd	
			_	-	_	_	_	_	DIR (b5)	1B	dd	5
			_	-	-	_	_	_	DIR (b6)	1D	dd	5
			_	-	_	_	_	_	DIR (b7)	1F	dd	5
BCS rel	Branch if Carry Bit Set (same as BLO)	Branch if (C) = 1	_	-	-	_	_	-	REL	25	rr	3
BEQ rel	Branch if Equal	Branch if (Z) = 1	-	-	_	_	-	-	REL	27	rr	3
BGE rel	Branch if Greater Than or Equal To (Signed Operands)	Branch if (N ⊕ V) = 0	-	_	-	-	-	_	REL	90	rr	3
BGND	Enter Active Background if ENBDM = 1	Waits For and Processes BDM Commands Until GO, TRACE1, or TAGGO	_	_	_	_	_	_	INH	82		5+
BGT rel	Branch if Greater Than (Signed Operands)	Branch if (Z) I (N $\oplus$ V) = 0	_	-	-	-	_	-	REL	92	rr	3
BHCC rel	Branch if Half Carry Bit Clear	Branch if (H) = 0	-	-	_	-	-	-	REL	28	rr	3
BHCS rel	Branch if Half Carry Bit Set	Branch if (H) = 1	-	_	_	_	_	-	REL	29	rr	3
BHI rel	Branch if Higher	Branch if (C) $  (Z) = 0$	_	_	_	_	_	_	REL	22	rr	3
BHS rel	Branch if Higher or Same (same as BCC)	Branch if (C) = 0	-	_	_	_	_	-	REL	24	rr	3
BIH rel	Branch if IRQ Pin High	Branch if IRQ pin = 1	_	-	_	_	-	_	REL	2F	rr	3

Table 9-3. Instruction Set Summary (continued)

				Eff	ect	on (	CCF	}		σ.	-	es
Source Form	Operation	Description	٧	Н	I	N	z	С	Address Mode	Opcode	Operand	Bus Cycles
BIL rel	Branch if IRQ Pin Low	Branch if IRQ pin = 0	-	-	-	-	-	_	REL	2E	rr	3
BIT #opr8i			0	-	-	<b>‡</b>	<b>‡</b>	-	IMM	A5	ii	2
BIT opr8a			0	-	-	<b>‡</b>	<b>‡</b>	_	DIR	B5	dd	3
BIT opr16a			0	-	-	<b>‡</b>	<b>‡</b>	_	EXT	C5	hh II	4
BIT oprx16,X	Bit Test	(A) & (M), (CCR Updated but Operands Not Changed)	0	-	_	<b>‡</b>	<b>‡</b>	_	IX2	D5	ee ff	4
BIT oprx8,X			0	-	-	<b>1</b>	<b>1</b>	_	IX1	E5	ff	3
BIT ,X			0	-	-	<b>‡</b>	<b>‡</b>	_	IX	F5		3
BIT oprx16,SP			0	-	-	<b>1</b>	<b>1</b>	_	SP2	9ED5	ee ff	5
BIT oprx8,SP			0	-	-	<b>‡</b>	<b>‡</b>	_	SP1	9EE5	ff	4
BLE rel	Branch if Less Than or Equal To (Signed Operands)	Branch if $(Z) \mid (N \oplus V) = 1$	-	-	-	-	-	-	REL	93	rr	3
BLO rel	Branch if Lower (Same as BCS)	Branch if (C) = 1	-	-	-	-	-	-	REL	25	rr	3
BLS rel	Branch if Lower or Same	Branch if (C) $  (Z) = 1$	1	-	-	-	-	_	REL	23	rr	3
BLT rel	Branch if Less Than (Signed Operands)	Branch if $(N \oplus V) = 1$	-	-	-	-	-	_	REL	91	rr	3
BMC rel	Branch if Interrupt Mask Clear	Branch if (I) = 0	-	_	-	-	_	_	REL	2C	rr	3
BMI rel	Branch if Minus	Branch if (N) = 1	-	-	-	-	-	_	REL	2B	rr	3
BMS rel	Branch if Interrupt Mask Set	Branch if (I) = 1	-	-	-	-	-	_	REL	2D	rr	3
BNE rel	Branch if Not Equal	Branch if (Z) = 0	-	-	-	-	-	-	REL	26	rr	3
BPL rel	Branch if Plus	Branch if (N) = 0	_	-	-	-	-	-	REL	2A	rr	3
BRA rel	Branch Always	No Test	-	-	-	-	-	_	REL	20	rr	3
			_	-	-	-	-	<b>1</b>	DIR (b0)	01	dd rr	5
			-	-	-	-	-	<b>‡</b>	DIR (b1)	03	dd rr	5
			_	-	-	-	-	<b>1</b>	DIR (b2)	05	dd rr	5
			-	-	-	-	-	<b>1</b>	DIR (b3)	07	dd rr	5
BRCLR n,opr8a,rel	Branch if Bit n in Memory Clear	Branch if (Mn) = 0	-	_	-	-	-	<b>1</b>	DIR (b4)	09	dd rr	5
			_	-	-	-	-	<b>‡</b>	DIR (b5)	0B	dd rr	5
			-	-	-	-	-	<b>\$</b>	DIR (b6)	0D	dd rr	5
			_	-	-	-	-	<b>1</b>	DIR (b7)	0F	dd rr	5
BRN rel	Branch Never	Uses 3 Bus Cycles	_	-	-	-	-	-	REL	21	rr	3
			-	-	-	-	-	<b>1</b>	DIR (b0)	00	dd rr	5
			_	-	<b> </b>	-	-	<b>1</b>	DIR (b1)	02	dd rr	5

Table 9-3. Instruction Set Summary (continued)

				Eff	ect	on (	CCF	ì				S
Source Form	Operation	Description	٧	Н	_	N	Z	_	Address Mode	Opcode	Operand	Bus Cycles
			-	-	-	-	-	<b>‡</b>	DIR (b2)	04	dd rr	5
			-	-	-	-	-	<b>‡</b>	DIR (b3)	06	dd rr	5
BRSET n,opr8a,rel	Branch if Bit n in Memory Set	Branch if (Mn) = 1	_	_	-	_	_	\$	DIR (b4)	08	dd rr	5
			_	-	-	-	-	<b>‡</b>	DIR (b5)	0A	dd rr	5
			_	-	_	-	-	<b>‡</b>	DIR (b6)	0C	dd rr	5
			_	-	-	-	-	<b>‡</b>	DIR (b7)	0E	dd rr	5
			-	-	-	_	_	_	DIR (b0)	10	dd	5
			_	-	-	_	_	_	DIR (b1)	12	dd	5
			_	-	_	_	-	_	DIR (b2)	14	dd	5
			_	-	-	_	_	_	DIR (b3)	16	dd	5
BSET n,opr8a	Set Bit n in Memory	Mn ← 1	_	-	_	_	_	_	DIR (b4)	18	dd	5
			_	-	_	_	-	_	DIR (b5)	1A	dd	5
			-	-	-	-	-	-	DIR (b6)	1C	dd	5
			_	-	_	_	-	_	DIR (b7)	1E	dd	5
BSR rel	Branch to Subroutine	PC ← (PC) + 0x0002 push (PCL) SP ← (SP) – 0x0001 push (PCH)	_	_	_	_	_	_	REL	AD	rr	5
		SP ← (SP) – 0x0001										
		PC ← (PC) + rel										
CBEQ opr8a,rel		Branch if $(A) = (M)$	-	-	_	_	_	_	DIR	31	dd rr	5
CBEQA #opr8i,rel		Branch if (A) = (M)	-	_	-	_	_	_	IMM	41	ii rr	4
CBEQX #opr8i,rel	Compare and Branch if Equal	Branch if (X) = (M)	_	_	-	_	_	_	IMM	51	ii rr	4
CBEQ oprx8,X +,rel		Branch if (A) = (M)	_	_	_	_	_	_	IX1+	61	ff rr	5
CBEQ ,X+,rel		Branch if $(A) = (M)$	_	_	_	_	_	_	IX+	71	rr	5
CBEQ oprx8,SP,rel		Branch if (A) = (M)	-	_	_	_	_	_	SP1	9E61	ff rr	6
CLC	Clear Carry Bit	C ← 0	_	_	_	_	_	0	INH	98		1
CLI	Clear Interrupt Mask Bit	I ← 0	-	_	0	-	_	-	INH	9A		1
CLR opr8a		M ← 0x00	0	_	_	0	1	-	DIR	3F	dd	5
CLRA		A ← 0x00	0	-	_	0	1	-	INH	4F		1
CLRX		X ← 0x00	0	-	-	0	1	_	INH	5F		1
CLRH	Clear	H ← 0x00	0	_	_	0	1	-	INH	8C		1
CLR oprx8,X		M ← 0x00	0	_	_	0	1	_	IX1	6F	ff	5

Table 9-3. Instruction Set Summary (continued)

				Eff	ect	on (	CCF	1			_	es
Source Form	Operation	Description	٧	Н	I	N	Z	С	Address Mode	Opcode	Operand	Bus Cycles
CLR ,X		M ← 0x00	0	-	_	0	1	_	IX	7F		4
CLR oprx8,SP		M ← 0x00	0	-	-	0	1	_	SP1	9E6F	ff	6
CMP #opr8i			<b>\$</b>	-	_	<b>1</b>	<b>1</b>	<b>‡</b>	IMM	A1	ii	2
CMP opr8a			<b>‡</b>	-	_	<b>‡</b>	<b>‡</b>	<b>‡</b>	DIR	B1	dd	3
CMP opr16a			<b>‡</b>	-	-	<b>‡</b>	<b>‡</b>	<b>‡</b>	EXT	C1	hh II	4
CMP oprx16,X			<b>‡</b>	-	-	<b>‡</b>	<b>‡</b>	<b>‡</b>	IX2	D1	ee ff	4
CMP oprx8,X	Compare Accumulator with Memory	(A) – (M); (CCR Updated But Operands Not Changed)	<b></b>	_	-	<b>\$</b>	<b>\$</b>	<b></b>	IX1	E1	ff	3
CMP ,X			<b>1</b>	-	_	<b>1</b>	<b>1</b>	<b>‡</b>	IX	F1		3
CMP oprx16,SP			<b>1</b>	-	_	<b>1</b>	<b>1</b>	<b>‡</b>	SP2	9ED1	ee ff	5
CMP oprx8,SP			<b>‡</b>	-	_	<b>‡</b>	<b>‡</b>	<b>‡</b>	SP1	9EE1	ff	4
COM opr8a		$M \leftarrow (M) = 0xFF - (M)$	0	-	-	<b>‡</b>	<b>‡</b>	1	DIR	33	dd	5
COMA		$A \leftarrow (A) = 0xFF - (A)$	0	-	-	<b>‡</b>	<b>‡</b>	1	INH	43		1
COMX	One's Complement	$X \leftarrow (X) = 0xFF - (X)$	0	-	-	<b>‡</b>	<b>‡</b>	1	INH	53		1
COM oprx8,X		$M \leftarrow (M) = 0xFF - (M)$	0	-	_	<b>‡</b>	<b>1</b>	1	IX1	63	ff	5
COM ,X		$M \leftarrow (M) = 0xFF - (M)$	0	-	_	<b>‡</b>	<b>‡</b>	1	IX	73		4
COM oprx8,SP		$M \leftarrow (M) = 0xFF - (M)$	0	-	_	<b>‡</b>	<b>‡</b>	1	SP1	9E63	ff	6
CPHX opr16a			<b>1</b>	-	_	<b>1</b>	<b>1</b>	<b>‡</b>	EXT	3E	hh II	6
CPHX #opr16i			<b>1</b>	-	_	<b>1</b>	<b>1</b>	<b>\$</b>	IMM	65	jj kk	3
CPHX opr8a	Compare Index Register (H:X) with Memory	(H:X) - (M:M + 0x0001); (CCR Updated But Operands Not Changed)	<b>‡</b>	_	_	\$	\$	<b>\$</b>	DIR	75	dd	5
CPHX oprx8,SP			<b>\$</b>	-	_	<b>\$</b>	<b>‡</b>	<b></b>	SP1	9EF3	ff	6
CPX #opr8i			<b>\$</b>	-	-	<b>\$</b>	<b>1</b>	$\leftrightarrow$	IMM	A3	ii	2
CPX opr8a			<b>‡</b>	-	_	<b>‡</b>	<b>‡</b>	<b>‡</b>	DIR	В3	dd	3
CPX opr16a			<b>‡</b>	-	-	<b>‡</b>	<b>‡</b>	<b>‡</b>	EXT	СЗ	hh II	4
CPX oprx16,X	Compare X (Index Register Low) with Memory	(X) – (M); (CCR Updated But Operands Not Changed)	<b>\</b>	_	_	<b>‡</b>	<b>‡</b>	<b>‡</b>	IX2	D3	ee ff	4
CPX oprx8,X			<b></b>	-	-	<b>‡</b>	<b>‡</b>	<b>‡</b>	IX1	E3	ff	3
CPX ,X			<b>‡</b>	-	-	<b>‡</b>	<b>1</b>	<b>1</b>	IX	F3		3
CPX oprx16,SP			<b>‡</b>	-	-	<b>‡</b>	<b>‡</b>	<b>‡</b>	SP2	9ED3	ee ff	5
CPX oprx8,SP			<b>1</b>	-	-	<b>1</b>	<b>1</b>	<b>\$</b>	SP1	9EE3	ff	4
DAA	Decimal Adjust Accumulator After ADD or ADC of BCD Values	(A) <sub>10</sub>	U	_	_	<b>\$</b>	<b>‡</b>	<b>\$</b>	INH	72		1
DBNZ opr8a,rel			_	-	_	-	-	_	DIR	3B	dd rr	7

Table 9-3. Instruction Set Summary (continued)

	Effect on CCF											Se
Source Form	Operation	Description	٧	Н	I	N	Z	С	Address Mode	Opcode	Operand	Bus Cycles
DBNZA rel			-	-	-	-	-	-	INH	4B	rr	4
DBNZX rel			-	-	-	-	-	-	INH	5B	rr	4
DBNZ oprx8,X,rel	Decrement and Branch if Not Zero	Decrement A, X, or M Branch if (result) ≠ 0 Affects X, Not H	_	_	-	-	-	ı	IX1	6B	ff rr	7
DBNZ ,X,rel			-	-	-	_	-	_	IX	7B	rr	6
DBNZ oprx8,SP,rel			-	_	-	-	_	-	SP1	9E6B	ff rr	8
DEC opr8a		$M \leftarrow (M) - 0x01$	<b>\$</b>	-	_	<b>‡</b>	<b>‡</b>	1	DIR	ЗА	dd	5
DECA		$A \leftarrow (A) - 0x01$	<b>\$</b>	-	-	<b>‡</b>	<b>1</b>	1	INH	4A		1
DECX		X ← (X) − 0x01	<b>‡</b>	_	_	<b>‡</b>	<b>‡</b>	-	INH	5A		1
DEC oprx8,X	Decrement	M ← (M) − 0x01	<b>1</b>	-	-	<b>1</b>	<b>1</b>	_	IX1	6A	ff	5
DEC ,X		M ← (M) − 0x01	<b>1</b>	-	-	<b>‡</b>	<b>1</b>	_	IX	7A		4
DEC oprx8,SP		M ← (M) − 0x01	<b>‡</b>	-	-	<b>‡</b>	<b>‡</b>	-	SP1	9E6A	ff	6
DIV	Divide	A ← (H:A)÷(X), H ← Remainder	_	_	-	_	\$	<b>‡</b>	INH	52		6
EOR #opr8i			0	-	-	<b>‡</b>	<b>1</b>	_	IMM	A8	ii	2
EOR opr8a			0	-	-	<b>‡</b>	<b>1</b>	_	DIR	B8	dd	3
EOR opr16a			0	-	-	<b>‡</b>	<b>1</b>	_	EXT	C8	hh II	4
EOR oprx16,X			0	-	-	<b>‡</b>	<b>‡</b>	_	IX2	D8	ee ff	4
EOR oprx8,X	Exclusive OR Memory with Accumulator	$A \leftarrow (A \oplus M)$	0	_	-	<b>‡</b>	\$	_	IX1	E8	ff	3
EOR ,X			0	-	-	<b>1</b>	<b>‡</b>	_	IX	F8		3
EOR oprx16,SP			0	-	-	<b>‡</b>	<b>1</b>	_	SP2	9ED8	ee ff	5
EOR oprx8,SP			0	-	-	<b>1</b>	<b>1</b>	_	SP1	9EE8	ff	4
INC opr8a		M ← (M) + 0x01	<b>1</b>	-	-	<b>1</b>	<b>1</b>	-	DIR	3C	dd	5
INCA		A ← (A) + 0x01	<b>1</b>	-	-	<b>‡</b>	<b>1</b>	_	INH	4C		1
INCX		X ← (X) + 0x01	<b>1</b>	-	-	<b>‡</b>	<b>1</b>	_	INH	5C		1
INC oprx8,X	Increment	M ← (M) + 0x01	<b>\$</b>	-	-	<b>\$</b>	<b>‡</b>	-	IX1	6C	ff	5
INC ,X		M ← (M) + 0x01	<b>1</b>	-	-	<b>‡</b>	<b>1</b>	_	IX	7C		4
INC oprx8,SP		M ← (M) + 0x01	<b>‡</b>	-	-	<b>‡</b>	<b>‡</b>	-	SP1	9E6C	ff	6
JMP opr8a									DIR	ВС	dd	3
JMP opr16a									EXT	СС	hh II	4
JMP oprx16,X	Jump	PC ← Jump Address	-	-	-	-	-	-	IX2	DC	ee ff	4
JMP oprx8,X									IX1	EC	ff	3
JMP ,X									IX	FC		3
JSR opr8a			-	-	-	_	-	_	DIR	BD	dd	5
JSR opr16a		$PC \leftarrow (PC) + n (n = 1, 2, or 3) Push (PCL)$	_	-	-	-	-	-	EXT	CD	hh II	6

Table 9-3. Instruction Set Summary (continued)

				Eff	ect	on (	CCF	1	_		_	es es
Source Form	Operation	Description	٧	Н	I	N	Z	С	Address Mode	Opcode	Operand	Bus Cycles
JSR oprx16,X	Jump to Subroutine	SP ← (SP) − 0x0001 Push (PCH)	-	-	-	-	-	-	IX2	DD	ee ff	6
JSR oprx8,X		SP ← (SP) − 0x0001	-	-	-	-	_	-	IX1	ED	ff	5
JSR ,X		PC ← Unconditional Address	-	_	-	-	_	-	IX	FD		5
LDA #opr8i			0	-	-	<b>\$</b>	<b>‡</b>	-	IMM	A6	ii	2
LDA opr8a									DIR	В6	dd	3
LDA opr16a									EXT	C6	hh II	4
LDA oprx16,X									IX2	D6	ee ff	4
LDA oprx8,X	Load Accumulator from Memory	A ← (M)							IX1	E6	ff	3
LDA ,X									IX	F6		3
LDA oprx16,SP									SP2	9ED6	ee ff	5
LDA oprx8,SP									SP1	9EE6	ff	4
LDHX #opr16i			0	-	-	<b>‡</b>	<b>1</b>	_	IMM	45	jj kk	3
LDHX opr8a			0	-	-	<b>‡</b>	<b>1</b>	_	DIR	55	dd	4
LDHX opr16a			0	-	_	<b>‡</b>	<b>1</b>	_	EXT	32	hh II	5
LDHX ,X	Load Index Register (H:X) from Memory	H:X ← (M:M + 0x0001)	0	_	_	<b>‡</b>	<b>‡</b>	-	IX	9EAE		5
LDHX oprx16,X			0	-	-	<b>‡</b>	<b>‡</b>	-	IX2	9EBE	ee ff	6
LDHX oprx8,X			0	-	-	<b>‡</b>	<b>‡</b>	-	IX1	9ECE	ff	5
LDHX oprx8,SP			0	-	-	<b>‡</b>	<b>‡</b>	_	SP1	9EFE	ff	5
LDX #opr8i			0	-	-	<b>‡</b>	<b>‡</b>	-	IMM	AE	ii	2
LDX opr8a			0	-	-	<b>‡</b>	<b>‡</b>	-	DIR	BE	dd	3
LDX opr16a			0	-	-	<b>‡</b>	1	-	EXT	CE	hh II	4
LDX oprx16,X			0	-	-	<b>‡</b>	<b>1</b>	-	IX2	DE	ee ff	4
LDX oprx8,X	Load X (Index Register Low) from Memory	X ← (M)	0	-	_	<b>\$</b>	\$	-	IX1	EE	ff	3
LDX ,X			0	-	-	<b>‡</b>	<b>1</b>	_	IX	FE		3
LDX oprx16,SP			0	-	-	<b>‡</b>	<b>1</b>	-	SP2	9EDE	ee ff	5
LDX oprx8,SP			0	-	-	<b>‡</b>	<b>‡</b>	_	SP1	9EEE	ff	4
LSL opr8a			<b>1</b>	-	-	<b>‡</b>	<b>‡</b>	<b>‡</b>	DIR	38	dd	5
LSLA			<b>1</b>	-	-	<b>‡</b>	<b>‡</b>	<b>‡</b>	INH	48		1
LSLX			<b>1</b>	-	-	<b>‡</b>	<b>‡</b>	<b>‡</b>	INH	58		1
LSL oprx8,X	Logical Shift Left (Same as ASL)	C ← MSB, LSB ← 0	<b>1</b>	-	-	<b>‡</b>	<b>‡</b>	<b>‡</b>	IX1	68	ff	5
LSL ,X			<b>1</b>	-	-	<b>‡</b>	<b>‡</b>	<b>‡</b>	IX	78		4
LSL oprx8,SP			<b>1</b>	-	-	<b>‡</b>	<b>‡</b>	<b>‡</b>	SP1	9E68	ff	6

Table 9-3. Instruction Set Summary (continued)

		Effect on CCR					ì				ģ	
Source Form	Operation	Description	٧	Н		N	Z	_	Address Mode	Opcode	Operand	Bus Cycles
LSR opr8a			<b>1</b>	-	-	0	<b>1</b>	<b>1</b>	DIR	34	dd	5
LSRA			<b>1</b>	-	-	0	<b>1</b>	<b>1</b>	INH	44		1
LSRX			<b>1</b>	-	-	0	<b>‡</b>	<b>1</b>	INH	54		1
LSR oprx8,X	Logical Shift Right	$0 \rightarrow MSB, LSB \rightarrow C$	<b>1</b>	-	-	0	<b>1</b>	<b>‡</b>	IX1	64	ff	5
LSR ,X			<b>1</b>	-	-	0	<b>‡</b>	<b>1</b>	IX	74		4
LSR oprx8,SP			<b>‡</b>	-	-	0	<b>‡</b>	<b>‡</b>	SP1	9E64	ff	6
MOV opr8a,opr8a			0	_	-	<b>‡</b>	<b>‡</b>	_	DIR/DIR	4E	dd	5
MOV opr8a,X+	Move	$(M)_{destination} \leftarrow (M)_{source}$	0	-	-	<b>‡</b>	<b>‡</b>	_	DIR/IX+	5E	dd	5
MOV #opr8i,opr8a		H:X ← (H:X) + 0x0001 in IX+/DIR and DIR/IX+ Modes	0	-	-	<b>‡</b>	<b>‡</b>	-	IMM/DIR	6E	ii	4
MOV ,X+,opr8a			0	-	-	<b>‡</b>	<b>1</b>	_	IX+/DIR	7E	dd	5
MUL	Unsigned multiply	$X:A \leftarrow (X) \times (A)$	-	0	-	-	-	0	INH	42		5
NEG opr8a		$M \leftarrow -(M) = 0x00 - (M)$	<b>‡</b>	-	-	<b>‡</b>	<b>1</b>	<b>‡</b>	DIR	30	dd	5
NEGA		$A \leftarrow -(A) = 0x00 - (A)$	<b>‡</b>	-	-	<b>‡</b>	<b>‡</b>	<b>‡</b>	INH	40		1
NEGX	Negate (Two's Complement)	$X \leftarrow -(X) = 0x00 - (X)$	<b>\$</b>	-	-	<b>‡</b>	<b>\$</b>	<b>1</b>	INH	50		1
NEG oprx8,X		$M \leftarrow -(M) = 0x00 - (M)$	<b>‡</b>	-	-	<b>‡</b>	<b>‡</b>	<b>‡</b>	IX1	60	ff	5
NEG ,X		$M \leftarrow -(M) = 0x00 - (M)$	<b>‡</b>	-	-	<b>‡</b>	<b>1</b>	<b>1</b>	IX	70		4
NEG oprx8,SP		$M \leftarrow -(M) = 0x00 - (M)$	<b>‡</b>	-	-	<b>‡</b>	<b>‡</b>	<b>‡</b>	SP1	9E60	ff	6
NOP	No Operation	Uses 1 Bus Cycle	-	-	-	-	-	_	INH	9D		1
NSA	Nibble Swap Accumulator	A ← (A[3:0]:A[7:4])	_	_	-	-	_	_	INH	62		1
ORA #opr8i			0	_	-	<b>‡</b>	<b>‡</b>	_	IMM	AA	ii	2
ORA opr8a			0	-	-	<b>‡</b>	<b>‡</b>	-	DIR	BA	dd	3
ORA opr16a			0	_	_	<b>‡</b>	<b>‡</b>	-	EXT	CA	hh II	4
ORA oprx16,X			0	-	-	<b>‡</b>	<b>‡</b>	-	IX2	DA	ee ff	4
ORA oprx8,X	Inclusive OR Accumulator and Memory	A ← (A)   (M)	0	_	_	<b>‡</b>	<b>‡</b>	-	IX1	EA	ff	З
ORA ,X			0	-	-	<b>1</b>	<b>‡</b>	-	IX	FA		3
ORA oprx16,SP			0	-	-	<b>‡</b>	<b>‡</b>	-	SP2	9EDA	ee ff	5
ORA oprx8,SP			0	-	-	<b>‡</b>	<b>‡</b>	-	SP1	9EEA	ff	4
PSHA	Push Accumulator onto Stack	Push (A); SP ← (SP) − 0x0001	-	-	-	-	-	_	INH	87		2
PSHH	Push H (Index Register High) onto Stack	Push (H); SP ← (SP) − 0x0001	_	-	-	-	-	_	INH	8B		2

Table 9-3. Instruction Set Summary (continued)

				Eff	ect	on (	CCF	ì				es
Source Form	Operation	Description	٧	Н	I	N	Z	С	Address Mode	Opcode	Operand	Bus Cycles
PSHX	Push X (Index Register Low) onto Stack	Push (X); SP ← (SP) − 0x0001	-	-	-	-	-	-	INH	89		2
PULA	Pull Accumulator from Stack	SP ← (SP + 0x0001); Pull (A)	-	-	-	-	_	_	INH	86		3
PULH	Pull H (Index Register High) from Stack	SP ← (SP + 0x0001); Pull (H)	-	-	-	-	_	-	INH	8A		3
PULX	Pull X (Index Register Low) from Stack	SP ← (SP + 0x0001); Pull (X)	_	_	-	-	_	-	INH	88		3
ROL opr8a			<b>1</b>	-	-	<b>1</b>	<b>1</b>	<b>‡</b>	DIR	39	dd	5
ROLA	1		<b>‡</b>	-	-	<b>1</b>	<b>‡</b>	<b>‡</b>	INH	49		1
ROLX	]		<b>1</b>	-	-	<b>1</b>	<b>‡</b>	<b>‡</b>	INH	59		1
ROL oprx8,X	Rotate Left through Carry	C ← MSB, LSB ← C	<b>‡</b>	-	-	<b>1</b>	<b>‡</b>	<b>‡</b>	IX1	69	ff	5
ROL ,X	1		<b>1</b>	-	-	<b>1</b>	<b>‡</b>	<b>‡</b>	IX	79		4
ROL oprx8,SP	1		<b>1</b>	-	-	<b>1</b>	<b>‡</b>	<b>1</b>	SP1	9E69	ff	6
ROR opr8a			<b>‡</b>	-	-	<b>1</b>	<b>‡</b>	<b>‡</b>	DIR	36	dd	5
RORA			<b>1</b>	-	-	<b>‡</b>	<b>1</b>	<b>‡</b>	INH	46		1
RORX	_		<b>1</b>	-	-	<b>1</b>	<b>1</b>	<b>‡</b>	INH	56		1
ROR oprx8,X	Rotate Right through Carry	$LSB \to C,C \to MSB$	<b>1</b>	-	-	<b>‡</b>	\$	<b>‡</b>	IX1	66	ff	5
ROR ,X	1		<b>1</b>	-	-	<b>‡</b>	<b>‡</b>	<b>‡</b>	IX	76		4
ROR oprx8,SP			<b>1</b>	-	-	<b>‡</b>	<b>‡</b>	<b>‡</b>	SP1	9E66	ff	6
RSP	Reset Stack Pointer	SP ← 0xFF (High Byte Not Affected)	-	_	-	-	_	-	INH	9C		1
RTI	Return from Interrupt	SP ← (SP) + 0x0001, Pull (CCR) SP ← (SP) + 0x0001, Pull (A) SP ← (SP) + 0x0001, Pull (X) SP ← (SP) + 0x0001, Pull (PCH)	<b>‡</b>	<b>‡</b>	<b></b>	<b>‡</b>	<b>‡</b>	<b>‡</b>	INH	80		9
RTS	Return from Subroutine	SP ← (SP) + 0x0001, Pull (PCL) SP ← SP + 0x0001, Pull (PCH) SP ← SP + 0x0001, Pull	_	_	_	_	_	_	INH	81		6
		(PCL)										L
SBC #opr8i			<b>‡</b>	-	-	<b>‡</b>	<b>‡</b>	<b>‡</b>	IMM	A2	ii	2

Table 9-3. Instruction Set Summary (continued)

				Effe	ect (	on (	CCF	1			_	es
Source Form	Operation	Description	V	Н	I	N	Z	С	Address Mode	Opcode	Operand	Bus Cycles
SBC opr8a			<b>\$</b>	-	_	<b>1</b>	<b>‡</b>	<b>‡</b>	DIR	B2	dd	3
SBC opr16a			<b>‡</b>	-	_	<b>1</b>	<b>‡</b>	<b>‡</b>	EXT	C2	hh II	4
SBC oprx16,X			<b>‡</b>	-	_	<b>‡</b>	<b>‡</b>	<b>\$</b>	IX2	D2	ee ff	4
SBC oprx8,X	Subtract with Carry	$A \leftarrow (A) - (M) - (C)$	<b>\$</b>	-	_	<b>1</b>	<b>1</b>	<b>‡</b>	IX1	E2	ff	3
SBC ,X			<b>\$</b>	-	_	<b>1</b>	<b>1</b>	<b>‡</b>	IX	F2		3
SBC oprx16,SP			<b>1</b>	-	-	<b>1</b>	<b>1</b>	<b>‡</b>	SP2	9ED2	ee ff	5
SBC oprx8,SP			<b>‡</b>	-	_	<b>‡</b>	<b>‡</b>	<b>‡</b>	SP1	9EE2	ff	4
SEC	Set Carry Bit	C ← 1	-	-	_	-	-	1	INH	99		1
SEI	Set Interrupt Mask Bit	I ← 1	_	-	1	-	-	-	INH	9B		1
STA opr8a			0	-	_	<b>‡</b>	<b>‡</b>	_	DIR	B7	dd	3
STA opr16a			0	_	-	<b>1</b>	<b>1</b>	_	EXT	C7	hh II	4
STA oprx16,X			0	_	_	<b>1</b>	<b>1</b>	_	IX2	D7	ee ff	4
STA oprx8,X			0	-	_	<b>1</b>	<b>1</b>	_	IX1	E7	ff	3
STA ,X	Store Accumulator in Memory	M ← (A)	0	_	-	<b>1</b>	\$	-	IX	F7		2
STA oprx16,SP			0	_	_	<b>1</b>	<b>1</b>	_	SP2	9ED7	ee ff	5
STA oprx8,SP			0	-	_	<b>1</b>	<b>1</b>	_	SP1	9EE7	ff	4
STHX opr8a			0	-	_	<b>‡</b>	<b>‡</b>	_	DIR	35	dd	4
STHX opr16a	Store H:X (Index Reg.)	$(M:M + 0x0001) \leftarrow (H:X)$	0	-	_	<b>‡</b>	<b>‡</b>	-	EXT	96	hh II	5
STHX oprx8,SP			0	-	_	<b>‡</b>	<b>‡</b>	_	SP1	9EFF	ff	5
STOP	Enable Interrupts: Stop Processing. Refer to MCU Documentation.	I bit ← 0; Stop Processing	-	_	0	_	_	-	INH	8E		3+
STX opr8a			0	-	_	<b>1</b>	<b>1</b>	-	DIR	BF	dd	3
STX opr16a			0	-	_	<b>‡</b>	<b>‡</b>	_	EXT	CF	hh II	4
STX oprx16,X			0	-	_	<b>‡</b>	<b>1</b>	_	IX2	DF	ee ff	4
STX oprx8,X			0	_	_	<b>1</b>	<b>1</b>	_	IX1	EF	ff	3
STX ,X	Store X (Low 8 Bits of Index Register) in Memory	M ← (X)	0	-	-	<b>‡</b>	<b>‡</b>	-	IX	FF		2
STX oprx16,SP			0	_	_	<b>1</b>	<b>1</b>	_	SP2	9EDF	ee ff	5
STX oprx8,SP			0	-	-	<b>1</b>	<b>1</b>	_	SP1	9EEF	ff	4
SUB #opr8i			<b>1</b>	-	_	<b>1</b>	<b>‡</b>	<b>\$</b>	IMM	A0	ii	2
SUB opr8a			<b>1</b>	-	-	<b>1</b>	<b>1</b>	<b>\$</b>	DIR	B0	dd	3
SUB opr16a			<b>‡</b>	-	-	<b>‡</b>	<b>‡</b>	<b>‡</b>	EXT	C0	hh II	4
SUB oprx16,X			<b>1</b>	-	-	<b>1</b>	<b>1</b>	<b>1</b>	IX2	D0	ee ff	4
SUB oprx8,X	Subtract	$A \leftarrow (A) - (M)$	<b>‡</b>	-	_	<b>‡</b>	<b>‡</b>	<b>‡</b>	IX1	E0	ff	3
SUB ,X	1		<b>1</b>	<u> </u>	_	<b>‡</b>	<b>‡</b>	<b>‡</b>	IX	F0		3

Table 9-3. Instruction Set Summary (continued)

				Eff	ect	on (	CCF	}				S
Source Form	Operation	Description	٧	Н	I	N	Z	С	Address Mode	Opcode	Operand	Bus Cycles
SUB oprx16,SP			<b>‡</b>	-	-	<b>‡</b>	<b>‡</b>	<b>‡</b>	SP2	9ED0	ee ff	5
SUB oprx8,SP	_		<b>1</b>	-	-	<b>‡</b>	<b>1</b>	<b>\$</b>	SP1	9EE0	ff	4
		PC ← (PC) + 0x0001 Push (PCL)										
		SP ← (SP) − 0x0001 Push (PCH)										
		$SP \leftarrow (SP) - 0x0001,$ $Push (X)$										
		SP ← (SP) − 0x0001 Push (A)										
SWI	Software Interrupt	SP ← (SP) − 0x0001 Push (CCR)	-	-	1	-	-	-	INH	83		11
		SP ← (SP) − 0x0001 I ← 1										
		PCH ← Interrupt Vector High Byte										
		PCL ← Interrupt Vector Low Byte										
TAP	Transfer Accumulator to CCR	CCR ← (A)	<b>‡</b>	<b>‡</b>	<b>‡</b>	<b>‡</b>	<b>‡</b>	<b>\$</b>	INH	84		1
TAX	Transfer Accumulator to X (Index Register Low)	X ← (A)	-	_	_	-	_	_	INH	97		1
TPA	Transfer CCR to Accumulator	A ← (CCR)	-	-	-	-	-	-	INH	85		1
TST opr8a		(M) - 0x00	0	-	-	<b>‡</b>	<b>1</b>	-	DIR	3D	dd	4
TSTA		(A) - 0x00	0	-	-	<b>‡</b>	<b>‡</b>	_	INH	4D		1
TSTX		(X) - 0x00	0	-	-	<b>‡</b>	<b>‡</b>	-	INH	5D		1
TST oprx8,X	Test for Negative or Zero	(M) – 0x00	0	-	-	\$	\$	-	IX1	6D	ff	4
TST ,X	1	(M) - 0x00	0	-	-	<b>1</b>	<b>1</b>	_	IX	7D		3
TST oprx8,SP		(M) - 0x00	0	-	-	<b>‡</b>	<b>1</b>	-	SP1	9E6D	ff	5
TSX	Transfer SP to Index Register	H:X ← (SP) + 0x0001	-	-	-	-	-	-	INH	95		2
TXA	Transfer X (Index Reg. Low) to Accumulator	A ← (X)	-	-	_	-	-	-	INH	9F		1
TXS	Transfer Index Register to SP	SP ← (H:X) − 0x0001	-	_	-	-	_	-	INH	94		2
WAIT	Enable Interrupts Wait for Interrupt	I bit ← 0, Halt CPU	-	-	0	-	-	-	INH	8F		3+

Instruction Set Summary

# **Chapter 10 Keyboard Interrupts (KBI)**

#### 10.1 Introduction

#### **10.1.1 Features**

The KBI features include:

- Up to eight keyboard interrupt pins with individual pin enable bits
- Each keyboard interrupt pin is programmable as:
  - falling edge sensitivity only
  - rising edge sensitivity only
  - both falling edge and low-level sensitivity
  - both rising edge and high-level sensitivity
- One software-enabled keyboard interrupt
- Exit from low-power modes

# 10.1.2 Modes of Operation

This section defines the KBI operation in:

- Wait mode
- Stop mode
- Background debug mode

193

#### 10.1.2.1 KBI in Wait Mode

Executing the Wait instruction places the MCU into wait mode. The KBI interrupt should be enabled (KBI\_SC[KBIE] = 1), if desired, before executing the Wait instruction, allowing the KBI to continue to operate while the MCU is in wait mode. An enabled KBI pin (KBPEx = 1) can be used to bring the MCU out of wait mode if the KBI interrupt is enabled (KBI\_SC[KBIE] = 1).

#### 10.1.2.2 KBI in Stop Modes

Executing the Stop instruction places the MCU into Stop3 mode (when Stop3 is selected), where the KBI can operate asynchronously. If this is the desired behavior, the KBI interrupt must be enabled (KBI\_SC[KBIE] = 1) before executing the Stop instruction, allowing the KBI to continue to operate while the MCU is in Stop3 mode. An enabled KBI pin (KBPEx = 1) can be used to bring the MCU out of Stop3 mode if the KBI interrupt is enabled (KBI\_SC[KBIE] = 1).

#### 10.1.2.3 KBI in Active Background Mode

When the MCU is in active background mode, the KBI will continue to operate normally.

## 10.1.3 Block Diagram

The block diagram for the keyboard interrupt module is shown below..




Figure 10-1. KBI block diagram

# 10.2 External Signals Description

The KBI input pins can be used to detect either falling edges, or both falling edge and low-level interrupt requests. The KBI input pins can also be used to detect either rising edges, or both rising edge and high-level interrupt requests.

The signal properties of KBI are shown in the following table:

Table 10-1. External signals description

Signal	Function	I/O
KBlxPn	Keyboard interrupt pins	I

# 10.3 Register Definition

The KBI includes three registers:

- An 8-bit pin status and control register, KBIxSC
- An 8-bit pin enable register, KBIxPE
- An 8-bit edge select register, KBIxES

See the direct-page register summary in the Memory chapter for the absolute address assignments for all KBI registers. This section refers to registers and control bits only by their names.

Some MCUs may have more than one KBI, so register names include placeholder characters to identify which KBI is being referenced.

# 10.4 Memory Map and Registers


#### **KBI** memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/ page
3C	KBI Status and Control Register (KBI0_SC)	8	R/W	00h	10.4.1/196
307C	KBlx Pin Enable Register (KBI0_PE)	8	R/W	00h	10.4.2/196
307D	KBIx Edge Select Register (KBI0_ES)	8	R/W	00h	10.4.3/197

## 10.4.2 KBI Status and Control Register (KBIx\_SC)

KBI\_SC contains the status flag and control bits, which are used to configure the KBI.

Address: 3Ch base + 0h offset = 3Ch




#### KBIx\_SC field descriptions

Field	Description			
7–4	This field is reserved.			
Reserved	This read-only field is reserved and always has the value 0.			
3 KBF	KBI Interrupt Flag			
	KBF indicates when a KBI interrupt request is detected. Writes have no effect on KBF.			
	0 KBI interrupt request not detected.			
	1 KBI interrupt request detected.			
2 KBACK	KBI Acknowledge			
	Writing a 1 to KBACK is part of the flag clearing mechanism.			
1 KBIE	KBI Interrupt Enable			
	KBIE determines whether a KBI interrupt is enabled or not.			
	0 KBI interrupt not enabled.			
	1 KBI interrupt enabled.			
0 KBMOD	KBI Detection Mode			
	KBMOD (along with the KBEDG bits) controls the detection mode of the KBI interrupt pins.			
	0 Keyboard detects edges only.			
	1 Keyboard detects both edges and levels.			

# 10.4.3 KBIx Pin Enable Register (KBIx\_PE)

KBIx\_PE contains the pin enable control bits.

Address: 3Ch base + 3040h offset = 307Ch





#### KBIx\_PE field descriptions

Field	Description
7–0 KBIPE	KBI Pin Enables
	Each of the KBIPEn bits enable the corresponding KBI interrupt pin.
	0 Pin is not enabled as KBI interrupt.
	1 Pin is enabled as KBI interrupt.

## 10.4.4 KBIx Edge Select Register (KBIx\_ES)

KBIx\_ES contains the edge select control bits.





#### KBIx\_ES field descriptions

Field	Description			
7–0 KBEDG	KBI Edge Selects			
	Each of the KBEDGn bits selects the falling edge/low-level or rising edge/high-level function of the corresponding pin.			
	0 Falling edge/low level.			
	1 Rising edge/high level.			

## 10.5 Functional Description

This on-chip peripheral module is called a keyboard interrupt module because originally it was designed to simplify the connection and use of row-column matrices of keyboard switches. However, these inputs are also useful as extra external interrupt inputs and as an external means of waking the MCU from stop or wait low-power modes.

The KBI module allows up to eight pins to act as additional interrupt sources. Writing to the KBIPEn bits in the keyboard interrupt pin enable register (KBIxPE) independently enables or disables each KBI pin. Each KBI pin can be configured as edge sensitive or edge and level sensitive based on the KBMOD bit in the keyboard interrupt status and control register. Edge sensitive can be software programmed to be either falling or rising;

#### **Functional Description**

the level can be either low or high. The polarity of the edge or edge and level sensitivity is selected using the KBEDGn bits in the keyboard interrupt edge select register (KBIxES).

## 10.5.1 Edge-Only Sensitivity

Synchronous logic is used to detect edges. A falling edge is detected when an enabled keyboard interrupt (KBIPEn=1) input signal is seen as a logic 1 (the deasserted level) during one bus cycle and then a logic 0 (the asserted level) during the next cycle. A rising edge is detected when the input signal is seen as a logic 0 (the deasserted level) during one bus cycle and then a logic 1 (the asserted level) during the next cycle.

Before the first edge is detected, all enabled keyboard interrupt input signals must be at the deasserted logic levels. After any edge is detected, all enabled keyboard interrupt input signals must return to the deasserted level before any new edge can be detected.

A valid edge on an enabled KBI pin will set KBF in KBIxSC. If KBIE in KBIxSC is set, an interrupt request will be presented to the MPU. Clearing of KBF is accomplished by writing a 1 to KBACK in KBIxSC.

# 10.5.2 Edge and Level Sensitivity

A valid edge or level on an enabled KBI pin will set KBF in KBIxSC. If KBIE in KBIxSC is set, an interrupt request will be presented to the MCU. Clearing of KBF is accomplished by writing a 1 to KBACK in KBIxSC, provided all enabled keyboard inputs are at their deasserted levels. KBF will remain set if any enabled KBI pin is asserted while attempting to clear KBF by writing a 1 to KBACK.

## 10.5.3 KBI Pullup Resistor

Each KBI pin, if enabled by KBIxPE, can be configured via the associated I/O port pull enable register (see I/O Port chapter) to use:

- an internal pullup resistor, or
- no resistor

If an internal pullup resistor is enabled for an enabled KBI pin, the associated I/O port pull select register (see I/O Port chapter) can be used to select an internal pullup resistor.

#### 10.5.4 KBI Initialization

When a keyboard interrupt pin is first enabled, it is possible to get a false keyboard interrupt flag. To prevent a false interrupt request during keyboard initialization, the user should do the following:

- 1. Mask keyboard interrupts by clearing KBIx\_SC[KBIE].
- 2. Enable the KBI polarity by setting the appropriate KBIx\_ES[KBEDGn] bits.
- 3. Before using internal pullup resistors, configure the associated bits in PORT\_PTxPE.
- 4. Enable the KBI pins by setting the appropriate KBIx\_PE[KBIPEn] bits.
- 5. Write to KBIx\_SC[KBACK] to clear any false interrupts.
- 6. Set KBIx\_SC[KBIE] to enable interrupts.

**Functional Description** 

# **Chapter 11 FlexTimer Module (FTM)**

#### 11.1 Introduction

#### **NOTE**

For the chip-specific implementation details of this module's instances see the chip configuration information.

The FlexTimer module is a two to eight channel timer which supports input capture, output compare, and the generation of PWM signals to control electric motor and power management applications. The FTM time reference is a 16-bit unsigned counter.

## 11.1.1 FlexTimer philosophy

The FlexTimer is built upon a very simple timer used for many years on Freescale's 8-bit microcontrollers, the HCS08 Timer PWM Module – TPM. The FlexTimer extends the functionality to meet the demands of motor control, digital lighting solutions, and power conversion, while providing low cost and backwards compatibility with the TPM module.

All of the features common with the TPM module have fully backwards compatible register assignments and the FlexTimer can use code on the same core platform without change to perform the same functions.

#### 11.1.2 Features

The FTM features include:

- Selectable FTM source clock:
  - Source clock can be the system clock, the fixed frequency clock, or an external clock

S9S08RNA4 Reference Manual, Rev. 2, 4/2013

201

#### Introduction

- Fixed frequency clock is an additional clock input to allow the selection of an on chip clock source other than the system clock
- Selecting external clock connects FTM clock to a chip level input pin therefore allowing to synchronize the FTM counter with an off chip clock source
- Prescaler divide-by 1, 2, 4, 8, 16, 32, 64, or 128
- FTM has a 16-bit counter
  - It can be a free-running counter or a counter with selectable final value
  - The counting can be up or up-down
- Each channel can be configured for input capture, output compare, or edge-aligned PWM mode
- In input capture mode:
  - The capture can occur on rising edges, falling edges or both edges
- In output compare mode the output signal can be set, cleared, or toggled on match
- All channels can be configured for center-aligned PWM mode
- The generation of an interrupt per channel
- The generation of an interrupt when the counter overflows
- Backwards compatible with TPM

## 11.1.3 Modes of operation

When the MCU is in active BDM background or BDM foreground mode, the FTM temporarily suspends all counting until the MCU returns to normal user operating mode. During stop mode, all FTM input clocks are stopped, so the FTM is effectively disabled until clocks resume. During wait mode, the FTM continues to operate normally. If the FTM does not need to produce a real time reference or provide the interrupt sources needed to wake the MCU from wait mode, the power can then be saved by disabling FTM functions before entering wait mode.

## 11.1.4 Block diagram

The FTM uses one input/output (I/O) pin per channel, CHn (FTM channel (n)) where n is the channel number (0–7).

The following figure shows the FTM structure. The central component of the FTM is the 16-bit counter with programmable final value and its counting can be up or up-down.




Figure 11-1. FTM block diagram

# 11.2 Signal description

The following table shows the user-accessible signals for the FTM.

#### Table 11-1. Signal properties

Name Function	
EXTCLK External clock – FTM external clock can be selected to drive the FTM counter.	
CHn <sup>1</sup> Channel (n) – I/O pin associated with FTM channel (n).	

1. n = channel number (0 to 7)

#### 11.2.1 EXTCLK — FTM external clock

The external clock input signal is used as the FTM counter clock if selected by CLKS[1:0] bits in the SC register. This clock signal must not exceed 1/4 of system clock frequency. The FTM counter prescaler selection and settings are also used when an external clock is selected.

## 11.2.2 CHn — FTM channel (n) I/O pin

Each FTM channel can be configured to operate either as input or output. The direction associated with each channel, input or output, is selected according to the mode assigned for that channel.

# 11.3 Memory map and register definition

This section provides a detailed description of all FTM registers.

## 11.3.1 Module memory map

This section presents a high-level summary of the FTM registers and how they are mapped.

# 11.3.2 Register descriptions

This section consists of register descriptions in address order.


#### **FTM** memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/ page
20	Status and Control (FTM0_SC)	8	R/W	00h	11.3.3/205
21	Counter High (FTM0_CNTH)	8	R/W	00h	11.3.4/207
22	Counter Low (FTM0_CNTL)	8	R/W	00h	11.3.5/207
23	Modulo High (FTM0_MODH)	8	R/W	00h	11.3.6/208
24	Modulo Low (FTM0_MODL)	8	R/W	00h	11.3.7/209
25	Channel Status and Control (FTM0_C0SC)	8	R/W	00h	11.3.8/209
26	Channel Value High (FTM0_C0VH)	8	R/W	00h	11.3.9/210
27	Channel Value Low (FTM0_C0VL)	8	R/W	00h	11.3.10/212
28	Channel Status and Control (FTM0_C1SC)	8	R/W	00h	11.3.8/209
29	Channel Value High (FTM0_C1VH)	8	R/W	00h	11.3.9/210
2A	Channel Value Low (FTM0_C1VL)	8	R/W	00h	11.3.10/212
30	Status and Control (FTM1_SC)	8	R/W	00h	11.3.3/205
31	Counter High (FTM1_CNTH)	8	R/W	00h	11.3.4/207
32	Counter Low (FTM1_CNTL)	8	R/W	00h	11.3.5/207
33	Modulo High (FTM1_MODH)	8	R/W	00h	11.3.6/208
34	Modulo Low (FTM1_MODL)	8	R/W	00h	11.3.7/209
35	Channel Status and Control (FTM1_C0SC)	8	R/W	00h	11.3.8/209
36	Channel Value High (FTM1_C0VH)	8	R/W	00h	11.3.9/210
37	Channel Value Low (FTM1_C0VL)	8	R/W	00h	11.3.10/212
38	Channel Status and Control (FTM1_C1SC)	8	R/W	00h	11.3.8/209
39	Channel Value High (FTM1_C1VH)	8	R/W	00h	11.3.9/210
3A	Channel Value Low (FTM1_C1VL)	8	R/W	00h	11.3.10/212

## 11.3.4 Status and Control (FTMx\_SC)

SC contains the overflow status flag and control bits used to configure the interrupt enable, FTM configuration, clock source, and prescaler factor. These controls relate to all channels within this module.

Address: Base address + 0h offset



#### Memory map and register definition

## FTMx\_SC field descriptions


Field	Description			
7 TOF	Timer Overflow Flag  Set by hardware when the FTM counter passes the value in the Counter Modulo registers. The TOF bit is cleared by reading the SC register while TOF is set and then writing a 0 to TOF bit. Writing a 1 to TOF has no effect.			
	If another FTM overflow occurs between the read and write operations, the write operation has no effect; therefore, TOF remains set indicating an overflow has occurred. In this case a TOF interrupt request is not lost due to the clearing sequence for a previous TOF.			
	FTM counter has not overflowed.  The state of the st			
6				
6 TOIE	Timer Overflow Interrupt Enable			
	Enables FTM overflow interrupts.			
	0 Disable TOF interrupts. Use software polling.			
	1 Enable TOF interrupts. An interrupt is generated when TOF equals one.			
5	Center-aligned PWM Select			
CPWMS	Selects CPWM mode. This mode configures the FTM to operate in up-down counting mode.			
	0 FTM counter operates in up counting mode.			
	1 FTM counter operates in up-down counting mode.			
4–3 CLKS	Clock Source Selection			
OLKS	Selects one of the three FTM counter clock sources.			
	00 No clock selected (this in effect disables the FTM counter).			
	01 System clock			
	10 Fixed frequency clock			
	11 External clock			
2–0	Prescale Factor Selection			
PS	Selects one of 8 division factors for the clock source selected by CLKS. The new prescaler factor affects the clock source on the next system clock cycle after the new value is updated into the register bits.			
	000 Divide by 1			
	001 Divide by 2			
	010 Divide by 4			
	011 Divide by 8			
	100 Divide by 16			
	101 Divide by 32 110 Divide by 64			
	111 Divide by 128			

## 11.3.5 Counter High (FTMx\_CNTH)

The Counter registers contain the high and low bytes of the counter value. Reading either byte latches the contents of both bytes into a buffer where they remain latched until the other half is read. This allows coherent 16-bit reads in either big-endian or little-endian order which makes this more friendly to various compiler implementations. The coherency mechanism is automatically restarted by an MCU reset or any write to the Status and Control register.

Writing any value to COUNT\_H or COUNT\_L updates the FTM counter with its initial 16-bit value (all zeroes) and resets the read coherency mechanism, regardless of the data involved in the write.

When BDM is active, the FTM counter is frozen (this is the value that you may read); the read coherency mechanism is frozen such that the buffer latches remain in the state they were in when the BDM became active, even if one or both counter bytes are read while BDM is active. This assures that if you were in the middle of reading a 16-bit register when BDM became active, it reads the appropriate value from the other half of the 16-bit value after returning to normal execution.




Field	Description
7–0 COUNT_H	Counter value high byte

FTMx CNTH field descriptions

## 11.3.6 Counter Low (FTMx\_CNTL)

See the description for the Counter High register.



#### FTMx\_CNTL field descriptions

Field	Description
7–0 COUNT_L	Counter value low byte

## 11.3.7 Modulo High (FTMx\_MODH)

The Modulo registers contain the high and low bytes of the modulo value for the FTM counter. After the FTM counter reaches the modulo value, the overflow flag (TOF) becomes set at the next clock, and the next value of FTM counter depends on the selected counting method (Counter).


Writing to either byte latches the value into a buffer. The register is updated with the value of their write buffer according to Update of the registers with write buffers.

This write coherency mechanism may be manually reset by writing to the SC register whether BDM is active or not.

When BDM is active, this write coherency mechanism is frozen such that the buffer latches remain in the state they were in when the BDM became active, even if one or both bytes of the modulo register are written while BDM is active. Any write to the modulo register bypasses the buffer latches and directly writes to the modulo register while BDM is active.

It is recommended to initialize the FTM counter, by writing to CNTH or CNTL, before writing to the FTM modulo register to avoid confusion about when the first counter overflow will occur.

Address: Base address + 3h offset




#### FTMx\_MODH field descriptions

Field	Description
7–0 MOD_H	High byte of the modulo value

## 11.3.8 Modulo Low (FTMx\_MODL)

See the description for the Modulo High register.





#### FTMx\_MODL field descriptions

Field	Description		
7–0 MOD_L	Low byte of the modulo value		

## 11.3.8 Channel Status and Control (FTMx\_CnSC)


CnSC contains the channel-interrupt-status flag and control bits used to configure the interrupt enable, channel configuration, and pin function.

Table 11-29. Mode, edge, and level selection

CPWMS	MSnB:MSnA	ELSnB:ELSnA	Mode	Configuration
Х	XX	00	None	Pin not used for FTM
0	00	01	Input capture	Capture on Rising Edge Only
		10		Capture on Falling Edge Only
		11		Capture on Rising or Falling Edge
	01	01	Output compare	Toggle Output on match
		10		Clear Output on match
		11		Set Output on match
	1X	10	Edge-aligned PWM	High-true pulses (clear Output on match)
		X1		Low-true pulses (set Output on match)
1	XX	10	Center-aligned PWM	High-true pulses (clear Output on match-up)
		X1		Low-true pulses (set Output on match-up)

#### Memory map and register definition

Address: Base address + 5h offset +  $(3d \times i)$ , where i=0d to 1d



#### FTMx\_CnSC field descriptions

Field	Description
7 CHF	Channel Flag  Set by hardware when an event occurs on the channel. CHF is cleared by reading the CnSC register while CHnF is set and then writing a 0 to the CHF bit. Writing a 1 to CHF has no effect.
	If another event occurs between the read and write operations, the write operation has no effect; therefore, CHF remains set indicating an event has occurred. In this case a CHF interrupt request is not lost due to the clearing sequence for a previous CHF.
	<ul><li>0 No channel event has occurred.</li><li>1 A channel event has occurred.</li></ul>
6 CHIE	Channel Interrupt Enable  Enables channel interrupts.
	<ul><li>0 Disable channel interrupts. Use software polling.</li><li>1 Enable channel interrupts.</li></ul>
5 MSB	Channel Mode Select  Used for further selections in the channel logic. Its functionality is dependent on the channel mode. See the table in the register description.
4 MSA	Channel Mode Select  Used for further selections in the channel logic. Its functionality is dependent on the channel mode. See the table in the register description.
3 ELSB	Edge or Level Select  The functionality of ELSB and ELSA depends on the channel mode. See the table in the register description.
2 ELSA	Edge or Level Select  The functionality of ELSB and ELSA depends on the channel mode. See the table in the register description.
1 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
0 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.

# 11.3.9 Channel Value High (FTMx\_CnVH)

These registers contain the captured FTM counter value of the input capture function or the match value for the output modes.


In input capture mode, reading a single byte in CnV latches the contents into a buffer where they remain latched until the other byte is read. This latching mechanism also resets, or becomes unlatched, when the CnSC register is written whether BDM mode is active or not. Any write to the channel registers is ignored during this mode.

When BDM is active, the read coherency mechanism is frozen such that the buffer latches remain in the state they were in when the BDM became active, even if one or both bytes of the channel value register are read while BDM is active. This ensures that if you were in the middle of reading a 16-bit register when BDM became active, it reads the appropriate value from the other half of the 16-bit value after returning to normal execution. Any read of the CnV registers in BDM mode bypasses the buffer latches and returns the value of these registers and not the value of their read buffer.

In output modes, writing to CnV latches the value into a buffer. The registers are updated with the value of their write buffer according to Update of the registers with write buffers.

This write coherency mechanism may be manually reset by writing to the CnSC register whether BDM mode is active or not.

When BDM is active, the write coherency mechanism is frozen such that the buffer latches remain in the state they were in when the BDM became active even if one or both bytes of the channel value register are written while BDM is active. Any write to the CnV registers bypasses the buffer latches and writes directly to the register while BDM is active are used in output modes operation after normal execution resumes. Writes to the channel value registers while BDM is active do not interfere with the partial completion of a coherency sequence. After the write coherency mechanism has been fully exercised, the channel value registers are updated using the buffered values while BDM was not active.




#### FTMx\_CnVH field descriptions

Field	Description
7–0 VAL H	Channel Value High Byte
_	Captured FTM counter value of the input capture function or the match value for the output modes

## 11.3.10 Channel Value Low (FTMx\_CnVL)

See the description for the Channel Value High register.

Address: Base address + 7h offset +  $(3d \times i)$ , where i=0d to 1d



FTMx\_CnVL field descriptions

Field	Description
7–0 VAL_L	Channel Value Low Byte
	Captured FTM counter value of the input capture function or the match value for the output modes

# 11.4 Functional Description

The following sections describe the FTM features.

The notation used in this document to represent the counters and the generation of the signals is shown in the following figure.

Channel (n) - high-true EPWM PS[2:0] = 001 MODH:L = 0x0004 CnVH:L = 0x0002




Figure 11-44. Notation used

S9S08RNA4 Reference Manual, Rev. 2, 4/2013

#### 11.4.1 Clock Source

FTM module has only one clock domain that is the system clock.

#### 11.4.1.1 Counter Clock Source

The CLKS[1:0] bits in the SC register select one of three possible clock sources for the FTM counter or disable the FTM counter. After any MCU reset, CLKS[1:0] = 0:0 so no clock source is selected.

The CLKS[1:0] bits may be read or written at any time. Disabling the FTM counter by writing 0:0 to the CLKS[1:0] bits does not affect the FTM counter value or other registers.

The fixed frequency clock is an alternative clock source for the FTM counter that allows the selection of a clock other than the system clock or an external clock. This clock input is defined by chip integration. Refer to chip specific documentation for further information. Due to FTM hardware implementation limitations, the frequency of the fixed frequency clock must not exceed the system clock frequency.

The external clock passes through a synchronizer clocked by the system clock to ensure that counter transitions are properly aligned to system clock transitions. Therefore, to meet the Nyquist criteria and account for jitter, the frequency of the external clock source must not exceed 1/4 of the system clock frequency.

## 11.4.2 Prescaler

The selected counter clock source passes through a prescaler that is a 7-bit counter. The value of the prescaler is selected by the PS[2:0] bits. The following figure shows an example of the prescaler counter and FTM counter.




Figure 11-45. Example of the prescaler counter

S9S08RNA4 Reference Manual, Rev. 2, 4/2013

#### 11.4.3 Counter

The FTM has a 16-bit counter that is used by the channels either for input or output modes. The FTM counter clock is the selected clock divided by the prescaler (see Prescaler).

The FTM counter has these modes of operation:

- up counting (see Up counting)
- up-down counting (see Up-down counting)

#### 11.4.3.1 **Up counting**

Up counting is selected when (CPWMS = 0).

The starting value of the count is 0x0000 and MODH:L defines the final value of the count; see the following figure. The value of 0x0000 is loaded into the FTM counter, and the counter increments until the value of MODH:L is reached, at which point the counter is reloaded with 0x0000.

The FTM period when using up counting is (MODH:L + 0x0001) × period of the FTM counter clock.

The TOF bit is set when the FTM counter changes from MODH:L to 0x0000.

FTM counting is up (CPWMS = 0) MODH:L = 0x0004




Figure 11-46. Example of FTM up counting

## 11.4.3.2 Up-down counting

Up-down counting is selected when (CPWMS = 1).

The starting value of the count is 0x0000 and MODH:L defines the final value of the count. The value of 0x0000 is loaded into the FTM counter, and the counter increments until the value of MODH:L is reached, at which point the counter is decremented until it returns to the value of 0x0000 and the up-down counting restarts.

The FTM period when using up-down counting is  $2 \times (MODH:L) \times period$  of the FTM counter clock.

The TOF bit is set when the FTM counter changes from MODH:L to (MODH:L-1).




Figure 11-47. Example of up-down counting

## 11.4.3.3 Free running counter

If (MODH:L = 0x0000 or MODH:L = 0xFFFF), the FTM counter is a free running counter. In this case, the FTM counter runs free from 0x0000 through 0xFFFF and the TOF bit is set when the FTM counter changes from 0xFFFF to 0x0000 See the following figure.




Figure 11-48. Example when the FTM counter is a free running

S9S08RNA4 Reference Manual, Rev. 2, 4/2013

#### 11.4.3.4 Counter reset

Any write to CNTH or CNTL register resets the FTM counter to the value of 0x0000 and the channels output to its initial value, except for channels in output compare mode.

## 11.4.4 Input capture mode

The input capture mode is selected when (CPWMS = 0), (MSnB:MSnA = 0:0), and (ELSnB:ELSnA  $\neq$  0:0).

When a selected edge occurs on the channel input, the current value of the FTM counter is captured into the CnVH:L registers. At the same time, the CHnF bit is set and the channel interrupt is generated if enabled by CHnIE = 1. See the following figure.

When a channel is configured for input capture, the CHn pin is an edge-sensitive input. ELSnB:ELSnA control bits determine which edge, falling or rising, triggers input-capture event. Note that the maximum frequency for the channel input signal to be detected correctly is system clock divided by four, which is required to meet Nyquist criteria for signal sampling.

When either half of the 16-bit capture register (CnVH:L) is read, the other half is latched into a buffer to support coherent 16-bit access in big-endian or little-endian order. This read coherency mechanism can be manually reset by writing to CnSC register.

Writes to the CnVH:L registers are ignored in input capture mode.

While in BDM, the input capture function works as configured. When a selected edge event occurs, the FTM counter value, which is frozen because of BDM, is captured into the CnVH:L registers and the CHnF bit is set.




Figure 11-49. Input capture mode

The input signal is always delayed three rising edges of the system clock; that is, two rising edges to the synchronizer plus one more rising edge to the edge detector. In other words, the CHnF bit is set on the third rising edge of the system clock after a valid edge occurs on the channel input.

### 11.4.5 Output compare mode

The output compare mode is selected when (CPWMS = 0) and (MSnB:MSnA = 0:1).

In output compare mode, the FTM can generate timed pulses with programmable position, polarity, duration, and frequency. When the counter matches the value in the CnVH:CnVL registers of an output compare channel, the channel (n) output can be set, cleared, or toggled.

When a channel is initially configured to toggle mode, the previous value of the channel output is held until the first output compare event occurs.

The CHnF bit is set and the channel (n) interrupt is generated (if CHnIE = 1) at the channel (n) match (FTM counter = CnVH:CnVL).

### **Functional Description**




Figure 11-50. Example of the output compare mode when the match toggles the channel output




Figure 11-51. Example of the output compare mode when the match clears the channel output




Figure 11-52. Example of the output compare mode when the match sets the channel output

It is possible to use the output compare mode with (ELSnB:ELSnA = 0:0). In this case, when the counter reaches the value in the CnVH:CnVL registers, the CHnF bit is set and the channel (n) interrupt is generated, if CHnIE = 1. However, the channel (n) output is not modified and controlled by FTM.

## 11.4.6 Edge-aligned PWM (EPWM) mode

The edge-aligned mode is selected when all of the following apply:

- (CPWMS = 0)
- (MSnB = 1)

The EPWM period is determined by (MODH:L + 0x0001) and the pulse width (duty cycle) is determined by (CnVH:L).

The CHnF bit is set and the channel (n) interrupt is generated (if CHnIE = 1) at the channel (n) match (FTM counter = CnVH:L), that is, at the end of the pulse width.

This type of PWM signal is called edge-aligned because the leading edges of all PWM signals are aligned with the beginning of the period, which is the same for all channels within an FTM.




Figure 11-53. EPWM period and pulse width with ELSnB:ELSnA = 1:0

If (ELSnB:ELSnA = 0:0) when the counter reaches the value in the CnVH:L registers, the CHnF bit is set and the channel (n) interrupt is generated (if CHnIE = 1), however, the channel (n) output is not controlled by FTM.

If (ELSnB:ELSnA = 1:0), then the channel (n) output is forced high at the counter overflow, when the value of 0x0000 is loaded into the FTM counter. Additionally, it is forced low at the channel (n) match, when the FTM counter = CnVH:L. See the following figure.




Figure 11-54. EPWM signal with ELSnB:ELSnA = 1:0

If (ELSnB:ELSnA = X:1), then the channel (n) output is forced low at the counter overflow, when the value of 0x0000 is loaded into the FTM counter. Additionally, it is forced high at the channel (n) match, when the FTM counter = CnVH:L. See the following figure.

### **Functional Description**




Figure 11-55. EPWM signal with ELSnB:ELSnA = X:1

If (CnVH:L = 0x0000), then the channel (n) output is a 0% duty cycle EPWM signal and CHnF bit is not set, even when there is the channel (n) match. If (CnVH:L > MODH:L), then the channel (n) output is a 100% duty cycle EPWM signal and CHnF bit is not set, even when there is the channel (n) match. Therefore, MODH:MODL must be less than 0xFFFF in order to get a 100% duty cycle EPWM signal.

## 11.4.7 Center-aligned PWM (CPWM) mode

The center-aligned mode is selected when:

• (CPWMS = 1)

The CPWM pulse width (duty cycle) is determined by  $2 \times (CnVH:L)$ . The period is determined by  $2 \times (MODH:L)$ . See the following figure. MODH:L must be kept in the range of 0x0001 to 0x7FFF because values outside this range can produce ambiguous results.

In the CPWM mode, the FTM counter counts up until it reaches MODH:L and then counts down until it reaches the value of 0x0000.

The CHnF bit is set and channel (n) interrupt is generated (if CHnIE = 1) at the channel (n) match (FTM counter = CnVH:L) when the FTM counting is down, at the begin of the pulse width, and when the FTM counting is up, at the end of the pulse width.

This type of PWM signal is called center-aligned because the pulse width centers for all channels are aligned with the value of 0x0000.

The other channel modes are not compatible with the up-down counter (CPWMS = 1). Therefore, all FTM channels must be used in CPWM mode when (CPWMS = 1).




Figure 11-56. CPWM period and pulse width with ELSnB:ELSnA = 1:0

If (ELSnB:ELSnA = 0:0) when the counter reaches the value in the CnVH:L registers, the CHnF bit is set and the channel (n) interrupt is generated (if CHnIE = 1), however the channel (n) output is not controlled by FTM.

If (ELSnB:ELSnA = 1:0), then the channel (n) output is forced high at the channel (n) match (FTM counter = CnVH:L) when counting down, and it is forced low at the channel (n) match when counting up; see the following figure.




Figure 11-57. CPWM signal with ELSnB:ELSnA = 1:0

If (ELSnB:ELSnA = X:1), then the channel (n) output is forced low at the channel (n) match (FTM counter = CnVH:L) when counting down, and it is forced high at the channel (n) match when counting up; see the following figure.




Figure 11-58. CPWM signal with ELSnB:ELSnA = X:1

### **Functional Description**

If (CnVH:L = 0x0000) or (CnVH:L) is a negative value, that is, CnVH[7] = 1) then the channel (n) output is a 0% duty cycle CPWM signal and CHnF bit is not set even when there is the channel (n) match.

If (CnVH:L is a positive value, that is, CnVH[7] = 0), (CnVH:L  $\geq$  MODH:L), and (MODH:L  $\neq$  0x0000), then the channel (n) output is a 100% duty cycle CPWM signal and CHnF bit is not set even when there is the channel (n) match. This implies that the usable range of periods set by MODH:L is 0x0001 through 0x7FFE, or 0x7FFF if you do not need to generate a 100% duty cycle CPWM signal. This is not a significant limitation because the resulting period is much longer than required for normal applications.

The CPWM mode must not be used when the FTM counter is a free running counter.

## 11.4.8 Update of the registers with write buffers

This section describes the updating of registers that have write buffers.

### 11.4.8.1 MODH:L registers

If (CLKS[1:0] = 0:0), then MODH:L registers are updated when their second byte is written.

If (CLKS[1:0] ≠ 0:0), then MODH:L registers are updated according to the CPWMS bit:

- If the selected mode is not CPWM mode, then MODH:L registers are updated after both bytes have been written and the FTM counter changes from (MODH:L) to (all zeroes). If the FTM counter is a free-running counter, then this update is made when the FTM counter changes from 0xFFFF to 0x0000.
- If the selected mode is CPWM mode, then MODH:L registers are updated after both bytes have been written and the FTM counter changes from MODH:L to (MODH:L - 0x0001).

### 11.4.8.2 CnVH:L registers

If (CLKS[1:0] = 0:0), then CnVH:L registers are updated when their second byte is written.

If (CLKS[1:0] ≠ 0:0), then CnVH:L registers are updated according to the selected mode:

- If the selected mode is output compare mode, then CnVH:L registers are updated after their second byte is written and on the next change of the FTM counter.
- If the selected mode is EPWM mode, the CnVH:L registers are updated after both bytes have been written and the FTM counter changes from MODH:L to all zeroes. If the FTM counter is a free running counter, then this update is made when the FTM counter changes from 0xFFFF to 0x0000.
- If the selected mode is CPWM mode, then CnVH:L registers are updated after both bytes have been written and the FTM counter changes from MODH:L to (MODH:L - 0x0001).

### 11.4.9 BDM mode

When BDM mode is active, the FlexTimer counter and the channels output are frozen.

However, the value of FlexTimer counter or the channels output are modified in BDM mode when:

• A write of any value to the CNTH or CNTL registers (Counter reset) resets the FTM counter to the value of 0x0000 and the channels output to their initial value, except for channels in output compare mode.

### 11.5 Reset overview

The FTM is reset whenever any chip reset occurs.

When the FTM exits from reset:

- The FTM counter and the prescaler counter are zero and are stopped (CLKS[1:0] = 0b00)
- The timer overflow interrupt is zero (Timer overflow interrupt)
- The channels interrupts are zero (Channel (n) interrupt)
- The channels are in input capture mode (Input capture mode)
- The channels outputs are zero
- The channels pins are not controlled by FTM (ELS(n)B:ELS(n)A = 0b00). See table "Mode, Edge, and Level Selection"


### **Reset overview**

The following figure shows the FTM behavior after the reset. At the reset (item 1), the FTM counter is disabled (see table "FTM Clock Source Selection"), its value is updated to zero and the pins are not controlled by FTM (table "Mode, Edge, and Level Selection").

After the reset, the FTM should be configured (item 2). It is necessary to define the FTM counter mode, the FTM counting limit (MODH:L registers value), the channels mode and CnVH:L registers value according to the channels mode.

Because of this, you should write any value to CNTH or CNTL registers (item 3). This write updates the FTM counter with the value of 0x0000 and the channels output with its initial value (except for channels in output compare mode) (Counter reset).

The next step is to select the FTM counter clock by the CLKS[1:0] bits (item 4). It is important to highlight that the pins are controlled only by FTM when CLKS[1:0] bits are different from zero (table "Mode, Edge, and Level Selection").




Note

Figure 11-59. FTM behavior after the reset when the channel (n) is in EPWM mode

The following figure shows an example when the channel (n) is in output compare mode and the channel (n) output is toggled when there is a match. In the output compare mode, the channel output is not updated to its initial value when there is a write to CNTH or CNTL registers (item 3).

<sup>-</sup> Channel (n) is in high-true EPWM mode with 0 < C(n)VH:L < MODH:L

<sup>-</sup>C(n)VH:L = 0x0005



#### Note

- Channel (n) is in output compare and the channel (n) output is toggled when there is a match
- -C(n)VH:L = 0x0004

Figure 11-60. FTM behavior after the reset when the channel (n) is in output compare mode

# 11.6 FTM Interrupts

## 11.6.1 Timer overflow interrupt

The timer overflow interrupt is generated when (TOIE = 1) and (TOF = 1).

## 11.6.2 Channel (n) interrupt

The channel (n) interrupt is generated when (CHnIE = 1) and (CHnF = 1).

FTM Interrupts

# Chapter 12 Real-time counter (RTC)

### 12.1 Introduction

The real-time counter (RTC) consists of one 16-bit counter, one 16-bit comparator, several binary-based and decimal-based prescaler dividers, three clock sources, one programmable periodic interrupt, and one programmable external toggle pulse output. This module can be used for time-of-day, calendar or any task scheduling functions. It can also serve as a cyclic wakeup from low power modes, Stop3 and Wait without the need of external components.

### 12.1.1 RTC clock sources

The RTC module can be clocked from the bus clock, XOSC-generally 32.768 kHz, and 1 kHz low-power oscillator.

### 12.1.2 RTC modes of operation

The low frequency clock sources, 32.768 kHz and 1 kHz RC, are available in all modes above provided that they are enabled prior to entering Stop mode. The 32 kHz XTAL is available in all but reset.

## 12.1.3 RTC clock gating

The clock to the RTC can be gated on and off using corresponding clock gating control bit. This bit is set after any reset, which enables the clock to this module. To conserve power, this control bit can be cleared to disable the clock to this module when not in use.

S9S08RNA4 Reference Manual, Rev. 2, 4/2013

227

### 12.2 Features

Features of the RTC module include:

- 16-bit up-counter
  - 16-bit modulo match limit
  - Software controllable periodic interrupt on match
- Software selectable clock sources for input to prescaler with programmable 16 bit prescaler
  - XOSC 32.768 kHz nominal.
  - LPO (~1 kHz)
  - Bus clock

## 12.2.1 Modes of operation

This section defines the RTC operation in Stop, Wait, and background debug modes.

### 12.2.1.1 Wait mode

The RTC continues to run in wait mode if enabled before executing the WAIT instruction. Therefore, the RTC can be used to bring the MCU out of wait mode if the real-time interrupt is enabled. For lowest possible current consumption, the RTC must be stopped by software if not needed as an interrupt source during wait mode.

### **12.2.1.2** Stop modes

The RTC continues to run in Stop3 mode if the RTC is enabled before executing the STOP instruction. Therefore, the RTC can be used to bring the MCU out of stop modes with no external components, if the real-time interrupt is enabled.

### 12.2.2 Block diagram

The block diagram for the RTC module is shown in the following figure.




Figure 12-1. Real-time counter (RTC) block diagram

# 12.3 Register definition

The RTC includes a status and control register, a 16-bit counter register, and a 16-bit modulo register.

#### **Absolute** Width Section/ address Register name **Access** Reset value (in bits) page (hex) R/W 306A RTC Status and Control Register 1 (RTC\_SC1) 8 00h 12.3.1/230 306B RTC Status and Control Register 2 (RTC\_SC2) 8 R/W 00h 12.3.2/230 306C RTC Modulo Register: High (RTC\_MODH) 8 R/W 00h 12.3.3/231 R/W 306D RTC Modulo Register: Low (RTC\_MODL) 8 00h 12.3.4/232 RTC Counter Register: High (RTC\_CNTH) 8 R 306E 00h 12.3.5/232 RTC Counter Register: Low (RTC\_CNTL) R 306F 8 00h 12.3.6/233

**RTC** memory map

# 12.3.1 RTC Status and Control Register 1 (RTC\_SC1)

RTC\_SC1 contains the real-time interrupt status flag (RTIF).

Address: 306Ah base + 0h offset = 306Ah




### RTC\_SC1 field descriptions

Field	Description
7 RTIF	Real-Time Interrupt Flag
	This status bit indicates the RTC counter register reached the value in the RTC modulo register. Writing a logic 0 has no effect. Writing a logic 1 clears the bit and the real-time interrupt request. Reset clears RTIF to 0.
	0 RTC counter has not reached the value in the RTC modulo register.
	1 RTC counter has reached the value in the RTC modulo register.
6 RTIE	Real-Time Interrupt Enable
	This read/write bit enables real-time interrupts. If RTIE is set, then an interrupt is generated when RTIF is set. Reset clears RTIE to 0.
	0 Real-time interrupt requests are disabled. Use software polling.
	1 Real-time interrupt requests are enabled.
5	This field is reserved.
Reserved	This read-only field is reserved and always has the value 0.
4	This field is reserved.
Reserved	
3–0	This field is reserved.
Reserved	This read-only field is reserved and always has the value 0.

## 12.3.2 RTC Status and Control Register 2 (RTC\_SC2)

RTC\_SC2 contains the clock select bits (RTCLKS) and the prescaler select bits (RTCPS).

Address: 306Ah base + 1h offset = 306Bh



S9S08RNA4 Reference Manual, Rev. 2, 4/2013


### RTC\_SC2 field descriptions

Field	Description			
7–6 RTCLKS	Real-Time Clock Source Select			
	These two read/write bits select the clock source input to the RTC prescaler. Changing the clock source clears the prescaler and RTCCNT counters. Reset clears RTCLKS to 00.			
	00 External clock source.			
	01 Real-time clock source is 1 kHz.			
	10 Bus clock.			
	11 Bus clock.			
5–3 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.			
2–0 RTCPS	Real-Time Clock Prescaler Select			
	These four read/write bits select binary-based or decimal-based divide-by values for the clock source. Changing the prescaler value clears the prescaler and RTCCNT counters. Reset clears RTCPS to 0000.			
	000 Off			
	001 If RTCLKS = x0, it is 1; if RTCLKS = x1, it is 128.			
	010 If RTCLKS = x0, it is 2; if RTCLKS = x1, it is 256.			
	011 If RTCLKS = x0, it is 4; if RTCLKS = x1, it is 512.			
	100 If RTCLKS = x0, it is 8; if RTCLKS = x1, it is 1024.			
	101 If RTCLKS = x0, it is 16; if RTCLKS = x1, it is 2048.			
	110 If RTCLKS = x0, it is 32; if RTCLKS = x1, it is 100.			
	111 If RTCLKS = x0, it is 64; if RTCLKS = x1, it is 1000.			

# 12.3.3 RTC Modulo Register: High (RTC\_MODH)

RTC\_MODH, together with RTC\_MODL, indicates the value of the 16-bit modulo value.

Address: 306Ah base + 2h offset = 306Ch




### **RTC\_MODH** field descriptions

Field	Description
7–0 MODH	RTC Modulo High
	These sixteen read/write bits, MODH and MODL, contain the modulo value used to reset the count to 0x0000 upon a compare match and set the RTIF status bit. A value of 0x00 of the MODH an MODL sets the RTIF bit on each rising edge of the prescaler output. Reset sets the modulo to 0x00.

## 12.3.4 RTC Modulo Register: Low (RTC\_MODL)

RTC\_MODL, together with RTC\_MODH, indicates the value of the 16-bit modulo value.

Address: 306Ah base + 3h offset = 306Dh




RTC\_MODL field descriptions

Field	Description
	RTC Modulo Low  These sixteen read/write bits, MODH and MODL, contain the modulo value used to reset the count to 0x0000 upon a compare match and set the RTIF status bit. A value of 0x00 of the MODH an MODL sets the RTIF bit on each rising edge of the prescaler output. Reset sets the modulo to 0x00.

## 12.3.5 RTC Counter Register: High (RTC\_CNTH)

RTC\_CNTH, together with RTC\_CNTL, indicates the read-only value of the current RTC count of the 16-bit counter.

Address: 306Ah base + 4h offset = 306Eh



RTC\_CNTH field descriptions


Field	Description
7–0 CNTH	RTC Count High
	CNTH and CNTL contain the current value of the 16-bit counter. Writes have no effect to this register. Reset, writing to RTCMOD, or writing different values to RTCLKS and RTCPS clear the count to 0x00.

S9S08RNA4 Reference Manual, Rev. 2, 4/2013

## 12.3.6 RTC Counter Register: Low (RTC\_CNTL)

RTC\_CNTL, together with RTC\_CNTH, indicates the read-only value of the current RTC count of the 16-bit counter.

Address: 306Ah base + 5h offset = 306Fh



RTC\_CNTL field descriptions

Field	Description
CNTL	RTC Count Low  CNTH and CNTL contain the current value of the 16-bit counter. Writes have no effect to this register.  Reset, writing to RTCMOD, or writing different values to RTCLKS and RTCPS clear the count to 0x00.

# 12.4 Functional description

The RTC is composed of a main 16-bit up-counter with a 16-bit modulo register, a clock source selector, and a prescaler block with binary-based and decimal-based selectable values. The module also contains software selectable interrupt logic .

After any MCU reset, the counter is stopped and reset to 0x0000, the modulus register is set to 0x0000, and the prescaler is off. The external oscillator clock is selected as the default clock source. To start the prescaler, write any value other than zero to the prescaler select bits (RTC\_SC2[RTCPS]).

The clock sources are software selectable: the external low-power oscillator (XOSC), onchip low power oscillator (LPO), and bus clock. The RTC clock select bits (RTC\_SC2[RTCLKS]) are used to select the desired clock source to the prescaler dividers. If a different value is written to RTC\_SC2[RTCLKS], the prescaler and RTC\_CNTH and RTC\_CNTL counters are reset to 0x00.

RTC\_SC2[RTCPS] and the RTC\_SC2[RTCLKS] bit select the desired divide-by value. If a different value is written to RTC\_SC2[RTCPS], the prescaler and RTCCNT counters are reset to 0x00. The following table shows different prescaler period values.

Table 12-8. Prescaler period

RTCPS	32768Hz XOSC clock source prescaler period (RTCLKS = 00)	LPO clock (1-kHz) source prescaler period (RTCLKS = 01)	Bus clock (8-MHz) source prescaler period (RTCLKS = 10)	Bus clock (8-MHz) source prescaler period (RTCLKS = 11)
0000	Off	Off	Off	Off
0001	30.5176 μs	128 ms	125 ns	16 µs
0010	61.0351 µs	256 ms	250 ns	32 µs
0011	122.0703 µs	512 ms	500 ns	64 µs
0100	244.1406 μs	1024 ms	1 µs	128 µs
0101	488.28125 μs	2048 ms	2 µs	256 μs
0110	976.5625 μs	100 ms	4 μs	12.5 µs
0111	1.9531 ms	1 s	8 µs	125 µs

The RTC modulo register (RTC\_MODH and RTC\_MODL) allows the compare value to be set to any value from 0x0000 to 0xFFFF. When the counter is active, the counter increments at the selected rate until the count matches the modulo value. When these values match, the counter resets to 0x0000 and continues counting. The real-time interrupt flag (RTC\_SC1[RTIF]) is set whenever a match occurs. The flag sets on the transition from the modulo value to 0x0000. The modulo value written to RTC\_MODH and RTC\_MODL is latched until the RTC counter overflows or the RTC\_SC2[RTCPS] is selected non-zero.

The RTC allows for an interrupt to be generated whenever RTC\_SC1[RTIF] is set. To enable the real-time interrupt, set the real-time interrupt enable bit (RTC\_SC1[RTIE]). RTC SC1[RTIF] is cleared by writing a 1 to RTC SC1[RTIF].

## 12.4.1 RTC operation example

This section shows an example of the RTC operation as the counter reaches a matching value from the modulo register.




Figure 12-8. RTC counter overflow example

In the above example, the selected clock source is the external clock source. The prescaler is set to RTC\_SC2[RTCPS] = 001b or passthrough. The actual modulo value used by 16-bit comparator is 32767, when the modulo value in the RTC\_MODH and RTC\_MODL registers is set to 32766. When the counter, RTC\_CNTH and RTC\_CNTL, reaches the modulo value of 32767, the counter overflows to 0x00 and continues counting. The modulo value is updated by fetching from RTC\_MODH and RTC\_MODL registers. The real-time interrupt flag, RTC\_SC1[RTIF], sets when the counter value changes from 0x7FFF to 0x0000.

# 12.5 Initialization/application information

This section provides example code to give some basic direction to a user on how to initialize and configure the RTC module. The example software is implemented in C language.

The example below shows how to implement time of day with the RTC using the XOSC clock source to achieve the lowest possible power consumption.

### **Example: 12.5.1 Software calendar implementation in RTC ISR**

```
/* Initialize the elapsed time counters */
Seconds = 0;
Minutes = 0;
Hours = 0;
Days=0;

/* Configure RTC to interrupt every 1 second from XOSC (32.768KHz) clock source */
RTC_MOD = 511; // overflow every 32 times
```

S9S08RNA4 Reference Manual, Rev. 2, 4/2013

### Initialization/application information

```
RTC_SC2 = RTC_SC2_RTCPS_MASK; // external 32768 clock selected with 1/64 predivider.
RTC_SC1 = RTC_SC1_RTIF_MASK | RTC_SC1_RTIE_MASK; // interrupt cleared and enabled
/****************************
Function Name : RTC_ISR
Notes: Interrupt service routine for RTC module.
#pragma TRAP_PROC
void RTC ISR (void)

angle \star Clears the interrupt flag, RTIF, and interrupt request \star/
RTC_SC1_RTIF = 1;
/* RTC interrupts every 1 Second */
Seconds++;
/* 60 seconds in a minute */
if (Seconds > 59)
Minutes++;
Seconds = 0;
/* 60 minutes in an hour */
if (Minutes > 59)
Hours++;
Minutes = 0;
/* 24 hours in a day */
if (Hours > 23)
Days ++;
Hours = 0;
```

# **Chapter 13 Serial communications interface (SCI)**

### 13.1 Introduction

### **13.1.1 Features**

Features of SCI module include:

- Full-duplex, standard non-return-to-zero (NRZ) format
- Double-buffered transmitter and receiver with separate enables
- Programmable baud rates (13-bit modulo divider)
- Interrupt-driven or polled operation:
  - Transmit data register empty and transmission complete
  - Receive data register full
  - Receive overrun, parity error, framing error, and noise error
  - Idle receiver detect
  - Active edge on receive pin
  - Break detect supporting LIN
- Hardware parity generation and checking
- Programmable 8-bit or 9-bit character length
- Programmable 1-bit or 2-bit stop bits
- Receiver wakeup by idle-line or address-mark
- Optional 13-bit break character generation / 11-bit break character detection
- Selectable transmitter output polarity

## 13.1.2 Modes of operation

See Section Functional description for details concerning SCI operation in these modes:

- 8- and 9-bit data modes
- Stop mode operation

### Introduction

- Loop mode
- Single-wire mode

# 13.1.3 Block diagram

The following figure shows the transmitter portion of the SCI.




Figure 13-1. SCI transmitter block diagram

The following figure shows the receiver portion of the SCI.




Figure 13-2. SCI receiver block diagram

## 13.2 Register definition

The SCI has 8-bit registers to control baud rate, select SCI options, report SCI status, and for transmit/receive data.

Refer to the direct-page register summary in the memory chapter of this document or the absolute address assignments for all SCI registers. This section refers to registers and control bits only by their names. A Freescale-provided equate or header file is used to translate these names into the appropriate absolute addresses.

### **SCI** memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/ page
3080	SCI Baud Rate Register: High (SCI0_BDH)	8	R/W	00h	13.2.1/240
3081	SCI Baud Rate Register: Low (SCI0_BDL)	8	R/W	04h	13.2.2/241
3082	SCI Control Register 1 (SCI0_C1)	8	R/W	00h	13.2.3/242
3083	SCI Control Register 2 (SCI0_C2)	8	R/W	00h	13.2.4/243
3084	SCI Status Register 1 (SCI0_S1)	8	R	C0h	13.2.5/244
3085	SCI Status Register 2 (SCI0_S2)	8	R/W	00h	13.2.6/246
3086	SCI Control Register 3 (SCI0_C3)	8	R/W	00h	13.2.7/248
3087	SCI Data Register (SCI0_D)	8	R/W	00h	13.2.8/249

## 13.2.2 SCI Baud Rate Register: High (SCIx\_BDH)

This register, along with SCI\_BDL, controls the prescale divisor for SCI baud rate generation. To update the 13-bit baud rate setting [SBR12:SBR0], first write to SCI\_BDH to buffer the high half of the new value and then write to SCI\_BDL. The working value in SCI\_BDH does not change until SCI\_BDL is written.

Address: 3080h base + 0h offset = 3080h



### SCIx BDH field descriptions

Field	Description
7	LIN Break Detect Interrupt Enable (for LBKDIF)
LBKDIE	

### SCIx\_BDH field descriptions (continued)


Field	Description
	Hardware interrupts from SCI_S2[LBKDIF] disabled (use polling).
	1 Hardware interrupt requested when SCI_S2[LBKDIF] flag is 1.
6 RXEDGIE	RxD Input Active Edge Interrupt Enable (for RXEDGIF)
	0 Hardware interrupts from SCI_S2[RXEDGIF] disabled (use polling).
	1 Hardware interrupt requested when SCI_S2[RXEDGIF] flag is 1.
5 SBNS	Stop Bit Number Select
	SBNS determines whether data characters are one or two stop bits.
	0 One stop bit.
	1 Two stop bit.
4–0 SBR	Baud Rate Modulo Divisor.
	The 13 bits in SBR[12:0] are referred to collectively as BR, and they set the modulo divide rate for the SCI baud rate generator. When BR is cleared, the SCI baud rate generator is disabled to reduce supply current. When BR is 1 - 8191, the SCI baud rate equals BUSCLK/(16×BR).

### 13.2.3 SCI Baud Rate Register: Low (SCIx\_BDL)

This register, along with SCI\_BDH, control the prescale divisor for SCI baud rate generation. To update the 13-bit baud rate setting [SBR12:SBR0], first write to SCI\_BDH to buffer the high half of the new value and then write to SCI\_BDL. The working value in SCI\_BDH does not change until SCI\_BDL is written.

SCI\_BDL is reset to a non-zero value, so after reset the baud rate generator remains disabled until the first time the receiver or transmitter is enabled; that is, SCI\_C2[RE] or SCI\_C2[TE] bits are written to 1.

Address: 3080h base + 1h offset = 3081h




### SCIx\_BDL field descriptions

Field	Description
	Baud Rate Modulo Divisor  These 13 bits in SBR[12:0] are referred to collectively as BR. They set the modulo divide rate for the SCI baud rate generator. When BR is cleared, the SCI baud rate generator is disabled to reduce supply current. When BR is 1 - 8191, the SCI baud rate equals BUSCLK/(16×BR).

## 13.2.4 SCI Control Register 1 (SCIx\_C1)

This read/write register controls various optional features of the SCI system.

Address: 3080h base + 2h offset = 3082h



### SCIx\_C1 field descriptions

Field	Description
7 LOOPS	Loop Mode Select
2001 0	Selects between loop back modes and normal 2-pin full-duplex modes. When LOOPS is set, the transmitter output is internally connected to the receiver input.
	Normal operation - RxD and TxD use separate pins.
	1 Loop mode or single-wire mode where transmitter outputs are internally connected to receiver input. (See RSRC bit.) RxD pin is not used by SCI.
6 SCISWAI	SCI Stops in Wait Mode
	0 SCI clocks continue to run in wait mode so the SCI can be the source of an interrupt that wakes up the CPU.
	1 SCI clocks freeze while CPU is in wait mode.
5	Receiver Source Select
RSRC	This bit has no meaning or effect unless the LOOPS bit is set to 1. When LOOPS is set, the receiver input is internally connected to the TxD pin and RSRC determines whether this connection is also connected to the transmitter output.
	O Provided LOOPS is set, RSRC is cleared, selects internal loop back mode and the SCI does not use the RxD pins.
	1 Single-wire SCI mode where the TxD pin is connected to the transmitter output and receiver input.
4	9-Bit or 8-Bit Mode Select
M	0 Normal - start + 8 data bits (lsb first) + stop.
	1 Receiver and transmitter use 9-bit data characters start + 8 data bits (lsb first) + 9th data bit + stop.
3 WAKE	Receiver Wakeup Method Select
	0 Idle-line wakeup.
	1 Address-mark wakeup.
2 ILT	Idle Line Type Select
	Setting this bit to 1 ensures that the stop bits and logic 1 bits at the end of a character do not count toward the 10 or 11 bit times of logic high level needed by the idle line detection logic.
	0 Idle character bit count starts after start bit.
	1 Idle character bit count starts after stop bit.


### SCIx\_C1 field descriptions (continued)

Field	Description
1	Parity Enable
PE	
	Enables hardware parity generation and checking. When parity is enabled, the most significant bit (msb) of the data character, eighth or ninth data bit, is treated as the parity bit.
	0 No hardware parity generation or checking.
	1 Parity enabled.
0	Parity Type
PT	Provided parity is enabled (PE = 1), this bit selects even or odd parity. Odd parity means the total number of 1s in the data character, including the parity bit, is odd. Even parity means the total number of 1s in the data character, including the parity bit, is even.
	0 Even parity.
	1 Odd parity.

## 13.2.5 SCI Control Register 2 (SCIx\_C2)

This register can be read or written at any time.

Address: 3080h base + 3h offset = 3083h



### SCIx\_C2 field descriptions

Field	Description
7	Transmit Interrupt Enable for TDRE
TIE	O Handrian intermedation TDDE disabled was reliine
	0 Hardware interrupts from TDRE disabled; use polling.
	1 Hardware interrupt requested when TDRE flag is 1.
6	Transmission Complete Interrupt Enable for TC
TCIE	
	0 Hardware interrupts from TC disabled; use polling.
	1 Hardware interrupt requested when TC flag is 1.
5	Receiver Interrupt Enable for RDRF
RIE	
	0 Hardware interrupts from RDRF disabled; use polling.
	1 Hardware interrupt requested when RDRF flag is 1.
4	Idle Line Interrupt Enable for IDLE
ILIE	
	0 Hardware interrupts from IDLE disabled; use polling.
	1 Hardware interrupt requested when IDLE flag is 1.
3	Transmitter Enable
TE	

### SCIx\_C2 field descriptions (continued)

Field	Description
	TE must be 1 to use the SCI transmitter. When TE is set, the SCI forces the TxD pin to act as an output for the SCI system.
	When the SCI is configured for single-wire operation (LOOPS = RSRC = 1), TXDIR controls the direction of traffic on the single SCI communication line (TxD pin).
	TE can also queue an idle character by clearing TE then setting TE while a transmission is in progress.
	When TE is written to 0, the transmitter keeps control of the port TxD pin until any data, queued idle, or queued break character finishes transmitting before allowing the pin to revert to a general-purpose I/O pin.
	0 Transmitter off.
	1 Transmitter on.
2 RE	Receiver Enable
NE.	When the SCI receiver is off, the RxD pin reverts to being a general-purpose port I/O pin. If LOOPS is set the RxD pin reverts to being a general-purpose I/O pin even if RE is set.
	0 Receiver off.
	1 Receiver on.
1	Receiver Wakeup Control
RWU	This bit can be written to 1 to place the SCI receiver in a standby state where it waits for automatic hardware detection of a selected wakeup condition. The wakeup condition is an idle line between messages, WAKE = 0, idle-line wakeup, or a logic 1 in the most significant data bit in a character, WAKE = 1, address-mark wakeup. Application software sets RWU and, normally, a selected hardware condition automatically clears RWU.
	0 Normal SCI receiver operation.
	1 SCI receiver in standby waiting for wakeup condition.
0	Send Break
SBK	Writing a 1 and then a 0 to SBK queues a break character in the transmit data stream. Additional break characters of 10 or 11 or 12, 13 or 14 or 15 if BRK13 = 1, bit times of logic 0 are queued as long as SBK is set. Depending on the timing of the set and clear of SBK relative to the information currently being transmitted, a second break character may be queued before software clears SBK.
	0 Normal transmitter operation.
	1 Queue break character(s) to be sent.

# 13.2.6 SCI Status Register 1 (SCIx\_S1)

This register has eight read-only status flags. Writes have no effect. Special software sequences, which do not involve writing to this register, clear these status flags.

Address: 3080h base + 4h offset = 3084h



S9S08RNA4 Reference Manual, Rev. 2, 4/2013

245

## SCIx\_S1 field descriptions

Field	Description
7	Transmit Data Register Empty Flag
TDRE	TDRE is set out of reset and when a transmit data value transfers from the transmit data buffer to the transmit shifter, leaving room for a new character in the buffer. To clear TDRE, read SCI_S1 with TDRE set and then write to the SCI data register (SCI_D).
	<ul><li>0 Transmit data register (buffer) full.</li><li>1 Transmit data register (buffer) empty.</li></ul>
6 TC	Transmission Complete Flag TC is set out of reset and when TDRE is set and no data, preamble, or break character is being transmitted. TC is cleared automatically by reading SCI_S1 with TC set and then doing one of the following:  • Write to the SCI data register (SCI_D) to transmit new data  • Queue a preamble by changing TE from 0 to 1  • Queue a break character by writing 1 to SCI_C2[SBK]
	0 Transmitter active (sending data, a preamble, or a break).
	1 Transmitter idle (transmission activity complete).
5 RDRF	Receive Data Register Full Flag  RDRF becomes set when a character transfers from the receive shifter into the receive data register (SCI_D). To clear RDRF, read SCI_S1 with RDRF set and then read the SCI data register (SCI_D).
	<ul><li>0 Receive data register empty.</li><li>1 Receive data register full.</li></ul>
4 IDLE	IDLE is set when the SCI receive line becomes idle for a full character time after a period of activity. When ILT is cleared, the receiver starts counting idle bit times after the start bit. If the receive character is all 1s, these bit times and the stop bits time count toward the full character time of logic high, 10 or 11 bit times depending on the M control bit, needed for the receiver to detect an idle line. When ILT is set, the receiver doesn't start counting idle bit times until after the stop bits. The stop bits and any logic high bit times at the end of the previous character do not count toward the full character time of logic high needed for the receiver to detect an idle line.  To clear IDLE, read SCI_S1 with IDLE set and then read the SCI data register (SCI_D). After IDLE has been cleared, it cannot become set again until after a new character has been received and RDRF has been set. IDLE is set only once even if the receive line remains idle for an extended period.
	0 No idle line detected.
3	Idle line was detected.  Receiver Overrun Flag
OR	OR is set when a new serial character is ready to be transferred to the receive data register (buffer), but the previously received character has not been read from SCI_D yet. In this case, the new character, and all associated error information, is lost because there is no room to move it into SCI_D. To clear OR, read SCI_S1 with OR set and then read the SCI data register (SCI_D).  O No overrun.  Receive overrun (new SCI data lost).
2 NF	Noise Flag  The advanced sampling technique used in the receiver takes seven samples during the start bit and three samples in each data bit and the stop bits. If any of these samples disagrees with the rest of the samples

### SCIx\_S1 field descriptions (continued)


Field	Description
	within any bit time in the frame, the flag NF is set at the same time as RDRF is set for the character. To clear NF, read SCI_S1 and then read the SCI data register (SCI_D).
	0 No noise detected.
	1 Noise detected in the received character in SCI_D.
1 FE	Framing Error Flag
	FE is set at the same time as RDRF when the receiver detects a logic 0 where the stop bits was expected. This suggests the receiver was not properly aligned to a character frame. To clear FE, read SCI_S1 with FE set and then read the SCI data register (SCI_D).
	<ul><li>0 No framing error detected. This does not guarantee the framing is correct.</li><li>1 Framing error.</li></ul>
0 PF	Parity Error Flag
	PF is set at the same time as RDRF when parity is enabled (PE = 1) and the parity bit in the received character does not agree with the expected parity value. To clear PF, read SCI_S1 and then read the SCI data register (SCI_D).
	0 No parity error.
	1 Parity error.

## 13.2.7 SCI Status Register 2 (SCIx\_S2)

This register contains one read-only status flag.

When using an internal oscillator in a LIN system, it is necessary to raise the break detection threshold one bit time. Under the worst case timing conditions allowed in LIN, it is possible that a 0x00 data character can appear to be 10.26 bit times long at a slave running 14% faster than the master. This would trigger normal break detection circuitry designed to detect a 10-bit break symbol. When the LBKDE bit is set, framing errors are inhibited and the break detection threshold changes from 10 bits to 11 bits, preventing false detection of a 0x00 data character as a LIN break symbol.

Address: 3080h base + 5h offset = 3085h



### SCIx\_S2 field descriptions

Field	Description
7 LBKDIF	LIN Break Detect Interrupt Flag

247

## SCIx\_S2 field descriptions (continued)


Field	Description
	LBKDIF is set when the LIN break detect circuitry is enabled and a LIN break character is detected. LBKDIF is cleared by writing a 1 to it.
	0 No LIN break character has been detected.
	1 LIN break character has been detected.
6 RXEDGIF	RxD Pin Active Edge Interrupt Flag
	RXEDGIF is set when an active edge, falling if RXINV = 0, rising if RXINV=1, on the RxD pin occurs. RXEDGIF is cleared by writing a 1 to it.
	0 No active edge on the receive pin has occurred.
	1 An active edge on the receive pin has occurred.
5 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
4	Receive Data Inversion
RXINV	Setting this bit reverses the polarity of the received data input.
	NOTE: Setting RXINV inverts the RxD input for all cases: data bits, start and stop bits, break, and idle.
	0 Receive data not inverted.
	1 Receive data inverted.
3 RWUID	Receive Wake Up Idle Detect
1111012	RWUID controls whether the idle character that wakes up the receiver sets the IDLE bit.
	0 During receive standby state (RWU = 1), the IDLE bit does not get set upon detection of an idle character.
	1 During receive standby state (RWU = 1), the IDLE bit gets set upon detection of an idle character.
2 BRK13	Break Character Generation Length
	BRK13 selects a longer transmitted break character length. Detection of a framing error is not affected by the state of this bit.
	0 Break character is transmitted with length of 10 bit times (if M = 0, SBNS = 0) or 11 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 12 (if M = 1, SBNS = 1).
	1 Break character is transmitted with length of 13 bit times (if M = 0, SBNS = 0) or 14 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 15 (if M = 1, SBNS = 1).
1 LBKDE	LIN Break Detection Enable
	LBKDE selects a longer break character detection length. While LBKDE is set, framing error (FE) and receive data register full (RDRF) flags are prevented from setting.
	0 Break character is detected at length 10 bit times (if M = 0, SBNS = 0) or 11 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 12 (if M = 1, SBNS = 1).
	1 Break character is detected at length of 11 bit times (if M = 0, SBNS = 0) or 12 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 13 (if M = 1, SBNS = 1).
0 RAF	Receiver Active Flag
	RAF is set when the SCI receiver detects the beginning of a valid start bit, and RAF is cleared automatically when the receiver detects an idle line. This status flag can be used to check whether an SCI character is being received before instructing the MCU to go to stop mode.

## SCIx\_S2 field descriptions (continued)

	Field		Description
Ī		0	SCI receiver idle waiting for a start bit.
		1	SCI receiver active (RxD input not idle).

# 13.2.8 SCI Control Register 3 (SCIx\_C3)

Address: 3080h base + 6h offset = 3086h



### SCIx\_C3 field descriptions

Field	Description
7 R8	Ninth Data Bit for Receiver
	When the SCI is configured for 9-bit data (M = 1), R8 can be thought of as a ninth receive data bit to the left of the msb of the buffered data in the SCI_D register. When reading 9-bit data, read R8 before reading SCI_D because reading SCI_D completes automatic flag clearing sequences that could allow R8 and SCI_D to be overwritten with new data.
6 T8	Ninth Data Bit for Transmitter
	When the SCI is configured for 9-bit data ( $M = 1$ ), T8 may be thought of as a ninth transmit data bit to the left of the msb of the data in the SCI_D register. When writing 9-bit data, the entire 9-bit value is transferred to the SCI shift register after SCI_D is written so T8 should be written, if it needs to change from its previous value, before SCI_D is written. If T8 does not need to change in the new value, such as when it is used to generate mark or space parity, it need not be written each time SCI_D is written.
5 TXDIR	TxD Pin Direction in Single-Wire Mode
IXDIN	When the SCI is configured for single-wire half-duplex operation (LOOPS = RSRC = 1), this bit determines the direction of data at the TxD pin.
	0 TxD pin is an input in single-wire mode.
	1 TxD pin is an output in single-wire mode.
4 TXINV	Transmit Data Inversion
	Setting this bit reverses the polarity of the transmitted data output.
	NOTE: Setting TXINV inverts the TxD output for all cases: data bits, start and stop bits, break, and idle.
	0 Transmit data not inverted.
	1 Transmit data inverted.
3 ORIE	Overrun Interrupt Enable
	This bit enables the overrun flag (OR) to generate hardware interrupt requests.


### SCIx\_C3 field descriptions (continued)

Field	Description
	0 OR interrupts disabled; use polling.
	1 Hardware interrupt requested when OR is set.
2	Noise Error Interrupt Enable
NEIE	This bit enables the noise flag (NF) to generate hardware interrupt requests.
	0 NF interrupts disabled; use polling).
	1 Hardware interrupt requested when NF is set.
1	Framing Error Interrupt Enable
FEIE	This bit enables the framing error flag (FE) to generate hardware interrupt requests.
	0 FE interrupts disabled; use polling).
	1 Hardware interrupt requested when FE is set.
0 PEIE	Parity Error Interrupt Enable
1 212	This bit enables the parity error flag (PF) to generate hardware interrupt requests.
	0 PF interrupts disabled; use polling).
	1 Hardware interrupt requested when PF is set.

## 13.2.9 SCI Data Register (SCIx\_D)

This register is actually two separate registers. Reads return the contents of the read-only receive data buffer and writes go to the write-only transmit data buffer. Reads and writes of this register are also involved in the automatic flag clearing mechanisms for the SCI status flags.

Address: 3080h base + 7h offset = 3087h



### SCIx\_D field descriptions

Field	Description
7 R7T7	Read receive data buffer 7 or write transmit data buffer 7.
6 R6T6	Read receive data buffer 6 or write transmit data buffer 6.
5 R5T5	Read receive data buffer 5 or write transmit data buffer 5.

### SCIx\_D field descriptions (continued)

Field	Description
4 R4T4	Read receive data buffer 4 or write transmit data buffer 4.
3 R3T3	Read receive data buffer 3 or write transmit data buffer 3.
2 R2T2	Read receive data buffer 2 or write transmit data buffer 2.
1 R1T1	Read receive data buffer 1 or write transmit data buffer 1.
0 R0T0	Read receive data buffer 0 or write transmit data buffer 0.

# 13.3 Functional description

The SCI allows full-duplex, asynchronous, NRZ serial communication among the MCU and remote devices, including other MCUs. The SCI comprises a baud rate generator, transmitter, and receiver block. The transmitter and receiver operate independently, although they use the same baud rate generator. During normal operation, the MCU monitors the status of the SCI, writes the data to be transmitted, and processes received data. The following describes each of the blocks of the SCI.

### 13.3.1 Baud rate generation

As shown in the following figure, the clock source for the SCI baud rate generator is the bus-rate clock.




Figure 13-19. SCI baud rate generation

SCI communications require the transmitter and receiver, which typically derive baud rates from independent clock sources, to use the same baud rate. Allowed tolerance on this baud frequency depends on the details of how the receiver synchronizes to the leading edge of the start bit and how bit sampling is performed.

The MCU resynchronizes to bit boundaries on every high-to-low transition. In the worst case, there are no such transitions in the full 10- or 11-bit or 12-bittime character frame so any mismatch in baud rate is accumulated for the whole character time. For a Freescale SCI system whose bus frequency is driven by a crystal, the allowed baud rate mismatch is about ±4.5 percent for 8-bit data format and about ±4 percent for 9-bit data format. Although baud rate modulo divider settings do not always produce baud rates that exactly match standard rates, it is normally possible to get within a few percent, which is acceptable for reliable communications.

### 13.3.2 Transmitter functional description

This section describes the overall block diagram for the SCI transmitter, as well as specialized functions for sending break and idle characters.

The transmitter output (TxD) idle state defaults to logic high, SCI\_C3[TXINV] is cleared following reset. The transmitter output is inverted by setting SCI\_C3[TXINV]. The transmitter is enabled by setting the TE bit in SCIxC2. This queues a preamble character that is one full character frame of the idle state. The transmitter then remains idle until data is available in the transmit data buffer. Programs store data into the transmit data buffer by writing to the SCI data register (SCI\_D).

The central element of the SCI transmitter is the transmit shift register that is 10 or 11 or 12 bits long depending on the setting in the SCI\_C1[M] control bit and SCI\_BDH[SBNS] bit. For the remainder of this section, assume SCI\_C1[M] is cleared, SCI\_BDH[SBNS] is also cleared, selecting the normal 8-bit data mode. In 8-bit data mode, the shift register holds a start bit, eight data bits, and a stop bit. When the transmit shift register is available for a new SCI character, the value waiting in the transmit data register is transferred to the shift register, synchronized with the baud rate clock, and the transmit data register empty (SCI\_S1[TDRE]) status flag is set to indicate another character may be written to the transmit data buffer at SCI\_D.

If no new character is waiting in the transmit data buffer after a stop bit is shifted out the TxD pin, the transmitter sets the transmit complete flag and enters an idle mode, with TxD high, waiting for more characters to transmit.

Writing 0 to SCI\_C2[TE] does not immediately release the pin to be a general-purpose I/O pin. Any transmit activity in progress must first be completed. This includes data characters in progress, queued idle characters, and queued break characters.

### 13.3.2.1 Send break and queued idle

The SCI\_C2[SBK] bit sends break characters originally used to gain the attention of old teletype receivers. Break characters are a full character time of logic 0, 10 bit times including the start and stop bits. A longer break of 13 bit times can be enabled by setting SCI\_S2[BRK13]. Normally, a program would wait for SCI\_S1[TDRE] to become set to indicate the last character of a message has moved to the transmit shifter, write 1, and then write 0 to the SCI\_C2[SBK] bit. This action queues a break character to be sent as soon as the shifter is available. If SCI\_C2[SBK] remains 1 when the queued break moves into the shifter, synchronized to the baud rate clock, an additional break character is queued. If the receiving device is another Freescale Semiconductor SCI, the break characters are received as 0s in all eight data bits and a framing error (SCI\_S1[FE] = 1) occurs.

When idle-line wakeup is used, a full character time of idle (logic 1) is needed between messages to wake up any sleeping receivers. Normally, a program would wait for SCI\_S1[TDRE] to become set to indicate the last character of a message has moved to the transmit shifter, then write 0 and then write 1 to the SCI\_C2[TE] bit. This action queues an idle character to be sent as soon as the shifter is available. As long as the character in the shifter does not finish while SCI\_C2[TE] is cleared, the SCI transmitter never actually releases control of the TxD pin. If there is a possibility of the shifter finishing while SCI\_C2[TE] is cleared, set the general-purpose I/O controls so the pin shared with TxD is an output driving a logic 1. This ensures that the TxD line looks like a normal idle line even if the SCI loses control of the port pin between writing 0 and then 1 to SCI\_C2[TE].

The length of the break character is affected by the SCI\_S2[BRK13] and SCI\_C1[M] bits as shown below.

BRK13	M	SBNS	Break character length
0	0	0	10 bit times
0	0	1	11 bit times
0	1	0	11 bit times
0	1	1	12 bit times
1	0	0	13 bit times
1	0	1	14 bit times
1	1	0	14 bit times
1	1	1	15 bit times

Table 13-19. Break character length

## 13.3.3 Receiver functional description

In this section, the receiver block diagram is a guide for the overall receiver functional description. Next, the data sampling technique used to reconstruct receiver data is described in more detail. Finally, two variations of the receiver wakeup function are explained.

The receiver input is inverted by setting SCI\_S2[RXINV]. The receiver is enabled by setting the SCI\_C2[RE] bit. Character frames consist of a start bit of logic 0, eight (or nine) data bits (lsb first), and one (or two) stop bits of logic 1. For information about 9-bit data mode, refer to 8- and 9-bit data modes. For the remainder of this discussion, assume the SCI is configured for normal 8-bit data mode.

After receiving the stop bit into the receive shifter, and provided the receive data register is not already full, the data character is transferred to the receive data register and the receive data register full (SCI\_S1[RDRF]) status flag is set. If SCI\_S1[RDRF] was already set indicating the receive data register (buffer) was already full, the overrun (OR) status flag is set and the new data is lost. Because the SCI receiver is double-buffered, the program has one full character time after SCI\_S1[RDRF] is set before the data in the receive data buffer must be read to avoid a receiver overrun.

When a program detects that the receive data register is full (SCI\_S1[RDRF] = 1), it gets the data from the receive data register by reading SCI\_D. The SCI\_S1[RDRF] flag is cleared automatically by a two-step sequence normally satisfied in the course of the user's program that manages receive data. Refer to Interrupts and status flags for more details about flag clearing.

#### 13.3.3.1 Data sampling technique

The SCI receiver uses a 16× baud rate clock for sampling. The receiver starts by taking logic level samples at 16 times the baud rate to search for a falling edge on the RxD serial data input pin. A falling edge is defined as a logic 0 sample after three consecutive logic 1 samples. The 16× baud rate clock divides the bit time into 16 segments labeled SCI\_D[RT1] through SCI\_D[RT16]. When a falling edge is located, three more samples are taken at SCI\_D[RT3], SCI\_D[RT5], and SCI\_D[RT7] to make sure this was a real start bit and not merely noise. If at least two of these three samples are 0, the receiver assumes it is synchronized to a receive character.

The receiver then samples each bit time, including the start and stop bits, at SCI\_D[RT8], SCI\_D[RT9], and SCI\_D[RT10] to determine the logic level for that bit. The logic level is interpreted to be that of the majority of the samples taken during the bit time. In the case of the start bit, the bit is assumed to be 0 if at least two of the samples at SCI\_D[RT3], SCI\_D[RT5], and SCI\_D[RT7] are 0 even if one or all of the samples

taken at SCI\_D[RT8], SCI\_D[RT9], and SCI\_D[RT10] are 1s. If any sample in any bit time, including the start and stop bits, in a character frame fails to agree with the logic level for that bit, the noise flag (SCI\_S1[NF]) is set when the received character is transferred to the receive data buffer.

The falling edge detection logic continuously looks for falling edges. If an edge is detected, the sample clock is resynchronized to bit times. This improves the reliability of the receiver in the presence of noise or mismatched baud rates. It does not improve worst case analysis because some characters do not have any extra falling edges anywhere in the character frame.

In the case of a framing error, provided the received character was not a break character, the sampling logic that searches for a falling edge is filled with three logic 1 samples so that a new start bit can be detected almost immediately.

In the case of a framing error, the receiver is inhibited from receiving any new characters until the framing error flag is cleared. The receive shift register continues to function, but a complete character cannot transfer to the receive data buffer if SCI\_S1[FE] remains set.

#### 13.3.3.2 Receiver wakeup operation

Receiver wakeup is a hardware mechanism that allows an SCI receiver to ignore the characters in a message intended for a different SCI receiver. In such a system, all receivers evaluate the first character(s) of each message, and as soon as they determine the message is intended for a different receiver, they write logic 1 to the receiver wake up control bit(SCI\_C2[RWU]). When RWU bit is set, the status flags associated with the receiver, with the exception of the idle bit, IDLE, when SCI\_S2[RWUID] bit is set, are inhibited from setting, thus eliminating the software overhead for handling the unimportant message characters. At the end of a message, or at the beginning of the next message, all receivers automatically force SCI\_C2[RWU] to 0 so all receivers wake up in time to look at the first character(s) of the next message.

## **13.3.3.2.1** Idle-line wakeup

When wake is cleared, the receiver is configured for idle-line wakeup. In this mode, SCI\_C2[RWU] is cleared automatically when the receiver detects a full character time of the idle-line level. The SCI\_C1[M] control bit selects 8-bit or 9-bit data mode and the SCI\_BDH[SBNS] bit selects 1-bit or 2-bit stop bit number that determines how many bit times of idle are needed to constitute a full character time, 10 or 11 or 12 bit times because of the start and stop bits.

When SCII\_C2[RWU] is one and SCI\_S2[RWUID] is zero, the idle condition that wakes up the receiver does not set the SCI\_S1[IDLE] flag. The receiver wakes up and waits for the first data character of the next message that sets the SCI\_S1[RDRF] flag and generates an interrupt if enabled. When SCI\_S2[RWUID] is one, any idle condition sets the SCI\_S1[IDLE] flag and generates an interrupt if enabled, regardless of whether SCI\_C2[RWU] is zero or one.

The idle-line type (SCI\_C1[ILT]) control bit selects one of two ways to detect an idle line. When SCI\_C1[ILT] is cleared, the idle bit counter starts after the start bit so the stop bit and any logic 1s at the end of a character count toward the full character time of idle. When SCI\_C1[ILT] is set, the idle bit counter does not start until after a stop bit time, so the idle detection is not affected by the data in the last character of the previous message.

#### 13.3.3.2.2 Address-mark wakeup

When wake is set, the receiver is configured for address-mark wakeup. In this mode, SCI\_C2[RWU] is cleared automatically when the receiver detects a, or two, if SCI\_BDH[SBNS] = 1, logic 1 in the most significant bits of a received character, eighth bit when SCI\_C1[M] is cleared and ninth bit when SCI\_C1[M] is set.

Address-mark wakeup allows messages to contain idle characters, but requires the msb be reserved for use in address frames. The one, or two, if SCI\_BDH[SBNS] = 1, logic 1s msb of an address frame clears the SCI\_C2[RWU] bit before the stop bits are received and sets the SCI\_S1[RDRF] flag. In this case, the character with the msb set is received even though the receiver was sleeping during most of this character time.

## 13.3.4 Interrupts and status flags

The SCI system has three separate interrupt vectors to reduce the amount of software needed to isolate the cause of the interrupt. One interrupt vector is associated with the transmitter for SCI\_S1[TDRE] and SCI\_S1[TC] events. Another interrupt vector is associated with the receiver for RDRF, IDLE, RXEDGIF, and LBKDIF events. A third vector is used for OR, NF, FE, and PF error conditions. Each of these ten interrupt sources can be separately masked by local interrupt enable masks. The flags can be polled by software when the local masks are cleared to disable generation of hardware interrupt requests.

The SCI transmitter has two status flags that can optionally generate hardware interrupt requests. Transmit data register empty (SCI\_S1[TDRE]) indicates when there is room in the transmit data buffer to write another transmit character to SCI\_D. If the transmit interrupt enable (SCI\_C2[TIE]) bit is set, a hardware interrupt is requested when SCI\_S1[TDRE] is set. Transmit complete (SCI\_S1[TC]) indicates that the transmitter is

finished transmitting all data, preamble, and break characters and is idle with TxD at the inactive level. This flag is often used in systems with modems to determine when it is safe to turn off the modem. If the transmit complete interrupt enable (SCI\_C2[TCIE]) bit is set, a hardware interrupt is requested when SCI\_S1[TC] is set. Instead of hardware interrupts, software polling may be used to monitor the SCI\_S1[TDRE] and SCI\_S1[TC] status flags if the corresponding SCI\_C2[TIE] or SCI\_C2[TCIE] local interrupt masks are cleared.

When a program detects that the receive data register is full (SCI\_S1[RDRF] = 1), it gets the data from the receive data register by reading SCI\_D. The SCI\_S1[RDRF] flag is cleared by reading SCIxS1 while SCI\_S1[RDRF] is set and then reading SCI\_D.

When polling is used, this sequence is naturally satisfied in the normal course of the user program. If hardware interrupts are used, SCIxS1 must be read in the interrupt service routine (ISR). Normally, this is done in the ISR anyway to check for receive errors, so the sequence is automatically satisfied.

The IDLE status flag includes logic that prevents it from getting set repeatedly when the RxD line remains idle for an extended period of time. IDLE is cleared by reading SCIxS1 while SCI\_S1[IDLE] is set and then reading SCI\_D. After SCI\_S1[IDLE] has been cleared, it cannot become set again until the receiver has received at least one new character and has set SCI\_S1[RDRF].

If the associated error was detected in the received character that caused SCI\_S1[RDRF] to be set, the error flags - noise flag (SCI\_S1[NF]), framing error (SCI\_S1[FE]), and parity error flag (SCI\_S1[PF]) - are set at the same time as SCI\_S1[RDRF]. These flags are not set in overrun cases.

If SCI\_S1[RDRF] was already set when a new character is ready to be transferred from the receive shifter to the receive data buffer, the overrun (SCI\_S1[OR]) flag is set instead of the data along with any associated NF, FE, or PF condition is lost.

At any time, an active edge on the RxD serial data input pin causes the SCI\_S2[RXEDGIF] flag to set. The SCI\_S2[RXEDGIF] flag is cleared by writing a 1 to it. This function depends on the receiver being enabled (SCI\_C2[RE] = 1).

#### 13.3.5 Baud rate tolerance

A transmitting device may operate at a baud rate below or above that of the receiver. Accumulated bit time misalignment can cause one of the three stop bit data samples (RT8, RT9, and RT10) to fall outside the actual stop bit. A noise error will occur if the

RT8, RT9, and RT10 samples are not all the same logical values. A framing error will occur if the receiver clock is misaligned in such a way that the majority of the RT8, RT9, and RT10 stop bit samples are a logic zero.

As the receiver samples an incoming frame, it re-synchronizes the RT clock on any valid falling edge within the frame. Resynchronization within frames will correct a misalignment between transmitter bit times and receiver bit times.

#### 13.3.5.1 Slow data tolerance

Figure 13-20 shows how much a slow received frame can be misaligned without causing a noise error or a framing error. The slow stop bit begins at RT8 instead of RT1 but arrives in time for the stop bit data samples at RT8, RT9, and RT10.




Figure 13-20. Slow data

For an 8-bit data and 1 stop bit character, data sampling of the stop bit takes the receiver 9 bit times  $\times$  16 RT cycles +10 RT cycles =154 RT cycles.

With the misaligned character shown in Figure 10-13, the receiver counts 154 RT cycles at the point when the count of the transmitting device is 9 bit times x 16 RT cycles + 3 RT cycles = 147 RT cycles.

The maximum percent difference between the receiver count and the transmitter count of a slow 8-bit data and 1 stop bit character with no errors is:

$$((154 - 147) / 154) \times 100 = 4.54\%$$

For a 9-bit data or 2 stop bits character, data sampling of the stop bit takes the receiver 10 bit times x 16 RT cycles + 10 RT cycles = 170 RT cycles.

With the misaligned character shown in, the receiver counts 170 RT cycles at the point when the count of the transmitting device is 10 bit times x 16 RT cycles + 3 RT cycles = 163 RT cycles.

The maximum percent difference between the receiver count and the transmitter count of a slow 9-bit or 2 stop bits character with no errors is:

$$((170 - 163) / 170) \times 100 = 4.12\%$$

For a 9-bit data and 2 stop bit character, data sampling of the stop bit takes the receiver 11 bit times x 16 RT cycles + 10 RT cycles = 186 RT cycles.

With the misaligned character shown in, the receiver counts 186 RT cycles at the point when the count of the transmitting device is 11 bit times x 16 RT cycles + 3 RT cycles = 179 RT cycles.

The maximum percent difference between the receiver count and the transmitter count of a slow 9-bit and 2 stop bits character with no errors is:  $((186 - 179) / 186) \times 100 = 3.76\%$ 

#### 13.3.5.2 Fast data tolerance

Figure 13-21 hows how much a fast received frame can be misaligned. The fast stop bit ends at RT10 instead of RT16 but is still sampled at RT8, RT9, and RT10.




Figure 13-21. Fast data

For an 8-bit data and 1 stop bit character, data sampling of the stop bit takes the receiver 9 bit times x 16 RT cycles + 10 RT cycles = 154 RT cycles.

With the misaligned character shown in Figure 13-21, the receiver counts 154 RT cycles at the point when the count of the transmitting device is 10 bit times x 16 RT cycles = 160 RT cycles.

The maximum percent difference between the receiver count and the transmitter count of a fast 8-bit and 1 stop bit character with no errors is:

$$((154 - 160) / 154) \times 100 = 3.90\%$$

For a 9-bit data or 2 stop bits character, data sampling of the stop bit takes the receiver 10 bit times x 16 RT cycles + 10 RT cycles = 170 RT cycles.

With the misaligned character shown in, the receiver counts 170 RT cycles at the point when the count of the transmitting device is 11 bit times x 16 RT cycles = 176 RT cycles.

The maximum percent difference between the receiver count and the transmitter count of a fast 9-bit or 2 stop bits character with no errors is:

$$((170 - 176) / 170) \times 100 = 3.53\%$$

For a 9-bit data and 2 stop bits character, data sampling of the stop bit takes the receiver 11 bit times  $\times$  16 RT cycles + 10 RT cycles = 186 RT cycles.

With the misaligned character shown in, the receiver counts 186 RT cycles at the point when the count of the transmitting device is 12 bit times x 16 RT cycles = 192 RT cycles.

The maximum percent difference between the receiver count and the transmitter count of a fast 9-bit and 2 stop bits character with no errors is:

$$((186 - 192) / 186) \times 100 = 3.23\%$$

#### 13.3.6 Additional SCI functions

The following sections describe additional SCI functions.

#### 13.3.6.1 8- and 9-bit data modes

The SCI system, transmitter and receiver, can be configured to operate in 9-bit data mode by setting the SCI\_C1[M]. In 9-bit mode, there is a ninth data bit to the left of the msb of the SCI data register. For the transmit data buffer, this bit is stored in T8 in SCI\_C3. For the receiver, the ninth bit is held in SCI\_C3[R8].

For coherent writes to the transmit data buffer, write to the SCI\_C3[T8] bit before writing to SCI\_D.

If the bit value to be transmitted as the ninth bit of a new character is the same as for the previous character, it is not necessary to write to SCI\_C3[T8] again. When data is transferred from the transmit data buffer to the transmit shifter, the value in SCI\_C3[T8] is copied at the same time data is transferred from SCI\_D to the shifter.

The 9-bit data mode is typically used with parity to allow eight bits of data plus the parity in the ninth bit, or it is used with address-mark wakeup so the ninth data bit can serve as the wakeup bit. In custom protocols, the ninth bit can also serve as a software-controlled marker.

# 13.3.6.2 Stop mode operation

During all stop modes, clocks to the SCI module are halted.

No SCI module registers are affected in Stop3 mode.

The receive input active edge detect circuit remains active in Stop3 mode. An active edge on the receive input brings the CPU out of Stop3 mode if the interrupt is not masked (SCI\_BDH[RXEDGIE] = 1).

Because the clocks are halted, the SCI module resumes operation upon exit from stop, only in Stop3 mode. Software must ensure stop mode is not entered while there is a character being transmitted out of or received into the SCI module.

#### 13.3.6.3 Loop mode

When SCI\_C1[LOOPS] is set, the SCI\_C1[RSRC] bit in the same register chooses between loop mode (SCI\_C1[RSRC] = 0) or single-wire mode (SCI\_C1[RSRC] = 1). Loop mode is sometimes used to check software, independent of connections in the external system, to help isolate system problems. In this mode, the internal loop back connection from the transmitter to the receiver causes the receiver to receive characters that are sent out by the transmitter.

#### 13.3.6.4 Single-wire operation

When SCI\_C1[LOOPS] is set, the RSRC bit in the same register chooses between loop mode (SCI\_C1[RSRC] = 0) or single-wire mode (SCI\_C1[RSRC] = 1). Single-wire mode implements a half-duplex serial connection. The receiver is internally connected to the transmitter output and to the TxD pin. The RxD pin is not used and reverts to a general-purpose port I/O pin.

In single-wire mode, the SCI\_C3[TXDIR] bit controls the direction of serial data on the TxD pin. When SCI\_C3[TXDIR] is cleared, the TxD pin is an input to the SCI receiver and the transmitter is temporarily disconnected from the TxD pin so an external device can send serial data to the receiver. When SCI\_C3[TXDIR] is set, the TxD pin is an output driven by the transmitter. In single-wire mode, the transmitter output is internally connected to the receiver input and the RxD pin is not used by the SCI, so it reverts to a general-purpose port I/O pin.

# Chapter 14 Analog-to-digital converter (ADC)

#### 14.1 Introduction

The 12-bit analog-to-digital converter (ADC) is a successive approximation ADC designed for operation within an integrated microcontroller system-on-chip.

#### 14.1.1 Features

Features of the ADC module include:

- Linear Successive Approximation algorithm with 8-, 10-, or 12-bit resolution
- Up to 8 external analog inputs, external pin inputs, and 5 internal analog inputs including internal bandgap, temperature sensor, and references
- Output formatted in 8-, 10-, or 12-bit right-justified unsigned format
- Single or Continuous Conversion (automatic return to idle after single conversion)
- Support up to eight result FIFO with selectable FIFO depth
- Configurable sample time and conversion speed/power
- Conversion complete flag and interrupt
- Input clock selectable from up to four sources
- Operation in Wait or Stop3 modes for lower noise operation
- Asynchronous clock source for lower noise operation
- Selectable asynchronous hardware conversion trigger
- Automatic compare with interrupt for less-than, or greater-than or equal-to, programmable value

261

## 14.1.2 Block Diagram

This figure provides a block diagram of the ADC module.




Figure 14-1. ADC Block Diagram

# 14.2 External Signal Description

The ADC module supports up to 24 separate analog inputs. It also requires four supply/reference/ground connections.

**Table 14-1. Signal Properties** 

Name	Function
AD23-AD0	Analog Channel inputs
V <sub>REFH</sub>	High reference voltage
V <sub>REFL</sub>	Low reference voltage
$V_{DDA}$	Analog power supply
V <sub>SSA</sub>	Analog ground

# 14.2.1 Analog Power (V<sub>DDA</sub>)

The ADC analog portion uses  $V_{DDA}$  as its power connection. In some packages,  $V_{DDA}$  is connected internally to  $V_{DD}$ . If externally available, connect the  $V_{DDA}$  pin to the same voltage potential as  $V_{DD}$ . External filtering may be necessary to ensure clean  $V_{DDA}$  for good results.

# 14.2.2 Analog Ground (V<sub>SSA</sub>)

The ADC analog portion uses  $V_{SSA}$  as its ground connection. In some packages,  $V_{SSA}$  is connected internally to  $V_{SS}$ . If externally available, connect the  $V_{SSA}$  pin to the same voltage potential as  $V_{SS}$ .

# 14.2.3 Voltage Reference High (V<sub>REFH</sub>)

 $V_{REFH}$  is the high reference voltage for the converter. In some packages,  $V_{REFH}$  is connected internally to  $V_{DDA}$ . If externally available,  $V_{REFH}$  may be connected to the same potential as  $V_{DDA}$  or may be driven by an external source between the minimum  $V_{DDA}$  specified in the data sheet and the  $V_{DDA}$  potential ( $V_{REFH}$  must never exceed  $V_{DDA}$ ).

# 14.2.4 Voltage Reference Low (V<sub>REFL</sub>)

 $V_{REFL}$  is the low-reference voltage for the converter. In some packages,  $V_{REFL}$  is connected internally to  $V_{SSA}$ . If externally available, connect the  $V_{REFL}$  pin to the same voltage potential as  $V_{SSA}$ .

# 14.2.5 Analog Channel Inputs (ADx)

The ADC module supports up to 24 separate analog inputs. An input is selected for conversion through the ADCH channel select bits.

# 14.3 Functional description

The ADC module is disabled during reset or when the ADC\_SC1[ADCH] bits are all high. The module is idle when a conversion has completed and another conversion has not been initiated. When idle, the module is in its lowest power state.

The ADC can perform an analog-to-digital conversion on any of the software selectable channels. In 12-bit mode, the selected channel voltage is converted by a successive approximation algorithm into a 12-bit digital result. In 10-bit mode, the selected channel voltage is converted by a successive approximation algorithm into a 10-bit digital result. In 8-bit mode, the selected channel voltage is converted by a successive approximation algorithm into a 8-bit digital result.

When the conversion is completed, the result is placed in the data registers (ADC\_RH and ADC\_RL). In 10-bit mode, the result is rounded to 10 bits and placed in the data registers (ADC\_RH and ADC\_RL). In 8-bit mode, the result is rounded to 8 bits and placed in ADC\_RL. The conversion complete flag (ADC\_SC1[COCO]) is then set and an interrupt is generated if the conversion complete interrupt has been enabled (ADC\_SC1[AIEN] = 1).

The ADC module has the capability of automatically comparing the result of a conversion with the contents of its compare registers. The compare function is enabled by setting the ADC\_SC2[ACFE] bit and operates with any of the conversion modes and configurations.

#### 14.3.1 Clock select and divide control

One of four clock sources can be selected as the clock source for the ADC module. This clock source is then divided by a configurable value to generate the input clock to the converter (ADCK). The clock is selected from one of the following sources by means of the ADC\_SC3[ADICLK] bits.

• The bus clock, which is equal to the frequency at which software is executed. This is the default selection following reset.

- The bus clock divided by two. For higher bus clock rates, this allows a maximum divide by 16 of the bus clock.
- ALTCLK, that is, alternate clock which is OSCOUT
- The asynchronous clock (ADACK). This clock is generated from a clock source within the ADC module. When selected as the clock source, this clock remains active while the MCU is in Wait or Stop3 mode and allows conversions in these modes for lower noise operation.

Whichever clock is selected, its frequency must fall within the specified frequency range for ADCK. If the available clocks are too slow, the ADC do not perform according to specifications. If the available clocks are too fast, the clock must be divided to the appropriate frequency. This divider is specified by the ADC\_SC3[ADIV] bits and can be divide-by 1, 2, 4, or 8.

When the ADC\_SC4[ASCANE] = 0 in FIFO mode, the bus clock must be not slower than ADC conversion clock (ADCK) divided by 2. When the ADC\_SC2[ACFE] = 1 in FIFO mode, the bus clock must be not slower than ADC conversion clock (ADCK) divided by 2.

## 14.3.2 Input select and pin control

The pin control registers (ADC\_APCTL2 and ADC\_APCTL1) disable the I/O port control of the pins used as analog inputs. When a pin control register bit is set, the following conditions are forced for the associated MCU pin:

- The output buffer is forced to its high impedance state.
- The input buffer is disabled. A read of the I/O port returns a zero for any pin with its input buffer disabled.
- The pullup is disabled.

## 14.3.3 Hardware trigger

The ADC module has a selectable asynchronous hardware conversion trigger, ADHWT, that is enabled when the ADC\_SC2[ADTRG] bit is set. This source is not available on all MCUs. See the module introduction for information on the ADHWT source specific to this MCU.

When ADHWT source is available and hardware trigger is enabled (ADC\_SC2[ADTRG] = 1), a conversion is initiated on the rising edge of ADHWT. If a conversion is in progress when a rising edge occurs, the rising edge is ignored. In continuous convert configuration, only the initial rising edge to launch continuous conversions is observed. The hardware trigger function operates in conjunction with any of the conversion modes and configurations.

#### 14.3.4 Conversion control

Conversions can be performed in 12-bit mode, 10-bit mode, or 8-bit mode as determined by the ADC\_SC3[MODE] bits. Conversions can be initiated by a software or hardware trigger. In addition, the ADC module can be configured for low power operation, long sample time, continuous conversion, and an automatic compare of the conversion result to a software determined compare value.

## 14.3.4.1 Initiating conversions

A conversion initiates under the following conditions:

- A write to ADC\_SC1 or a set of write to ADC\_SC1 in FIFO mode (with ADCH bits not all 1s) if software triggered operation is selected.
- A hardware trigger (ADHWT) event if hardware triggered operation is selected.
- The transfer of the result to the data registers when continuous conversion is enabled.

If continuous conversions are enabled, a new conversion is automatically initiated after the completion of the current conversion. In software triggered operation, continuous conversions begin after ADC\_SC1 is written and continue until aborted. In hardware triggered operation, continuous conversions begin after a hardware trigger event and continue until aborted.

## 14.3.4.2 Completing conversions

A conversion is completed when the result of the conversion is transferred into the data result registers, ADC\_RH and ADC\_RL. This is indicated by the setting of ADC\_SC1[COCO]. An interrupt is generated if ADC\_SC1[AIEN] is high at the time that ADC\_SC1[COCO] is set.

A blocking mechanism prevents a new result from overwriting previous data in ADC\_RH and ADC\_RL if the previous data is in the process of being read while in 12-bit or 10-bit MODE (the ADC\_RH register has been read but the ADC\_RL register has not). When blocking is active, the data transfer is blocked, ADC\_SC1[COCO] is not set, and the new result is lost. In the case of single conversions with the compare function enabled and the compare condition false, blocking has no effect and ADC operation is terminated. In all other cases of operation, when a data transfer is blocked, another conversion is initiated regardless of the state of ADC\_SC1[ADCO] whether single or continuous conversions are enabled.

If single conversions are enabled, the blocking mechanism could result in several discarded conversions and excess power consumption. To avoid this issue, the data registers must not be read after initiating a single conversion until the conversion completes.

In fifo mode, a blocking mechanism will keep current channel conversion and no channel fifo and result fifo switching until a block mechanism is released.

## 14.3.4.3 Aborting conversions

Any conversion in progress is aborted in the following cases:

- A write to ADC\_SC1 occurs.
  - The current conversion will be aborted and a new conversion will be initiated, if ADC\_SC1[ADCH] are not all 1s and ADC\_SC4[AFDEP] are all 0s.
  - The current conversion and the rest of conversions will be aborted and no new conversion will be initialed, if ADC SC4[AFDEP] are not all 0s.
  - A new conversion will be initiated when the FIFO is re-fulfilled upon the levels indicated by the ADC\_SC4[AFDEP] bits).
- A write to ADC\_SC2, ADC\_SC3, ADC\_SC4, ADC\_CVH, or ADC\_CVL occurs. This indicates a mode of operation change has occurred and the current and rest of conversions (when ADC\_SC4[AFDEP] are not all 0s) are therefore invalid.
- The MCU is reset.
- The MCU enters Stop mode with ADACK not enabled.

When a conversion is aborted, the contents of the data registers, ADC\_RH and ADC\_RL, are not altered. However, they continue to be the values transferred after the completion of the last successful conversion. If the conversion was aborted by a reset, ADC\_RH and ADC\_RL return to their reset states.

#### 14.3.4.4 Power control

The ADC module remains in its idle state until a conversion is initiated. If ADACK is selected as the conversion clock source, the ADACK clock generator is also enabled.

Power consumption when active can be reduced by setting ADC\_SC3[ADLPC]. This results in a lower maximum value for f<sub>ADCK</sub> (see the data sheet).

## 14.3.4.5 Sample time and total conversion time

The total conversion time depends on the sample time (as determined by ADC\_SC3[ADLSMP]), the MCU bus frequency, the conversion mode (8-bit, 10-bit or 12-bit), and the frequency of the conversion clock (f<sub>ADCK</sub>). After the module becomes active, sampling of the input begins.ADC\_SC3[ADLSMP] selects between short (3.5 ADCK cycles) and long (23.5 ADCK cycles) sample times. When sampling is complete, the converter is isolated from the input channel and a successive approximation algorithm is performed to determine the digital value of the analog signal. The result of the conversion is transferred to ADC\_RH and ADC\_RL upon completion of the conversion algorithm.

If the bus frequency is less than the  $f_{ADCK}$  frequency, precise sample time for continuous conversions cannot be guaranteed when short sample is enabled (ADC\_SC3[ADLSMP] = 0). If the bus frequency is less than 1/11th of the  $f_{ADCK}$  frequency, precise sample time for continuous conversions cannot be guaranteed when long sample is enabled (ADC\_SC3[ADLSMP] = 1).

The maximum total conversion time for different conditions is summarized in the table below.

Conversion type **ADICLK ADLSMP** Max total conversion time Single or first continuous 8-bit 0x, 10 0 20 ADCK cycles + 5 bus clock cycles Single or first continuous 10-bit or 12-bit 0x, 10 0 23 ADCK cycles + 5 bus clock cycles Single or first continuous 8-bit 0x, 10 1 40 ADCK cycles + 5 bus clock cycles Single or first continuous 10-bit or 12-bit 0x, 10 1 43 ADCK cycles + 5 bus clock cycles 11 0 Single or first continuous 8-bit 5 μs + 20 ADCK + 5 bus clock cycles Single or first continuous 10-bit or 12-bit 11 0 5 μs + 23 ADCK + 5 bus clock cycles Single or first continuous 8-bit 11 1 5 μs + 40 ADCK + 5 bus clock cycles Single or first continuous 10-bit or 12-bit 11 1 5 μs + 43 ADCK + 5 bus clock cycles

Table 14-2. Total conversion time vs. control conditions

Table 14-2. Total conversion time vs. control conditions (continued)

Conversion type	ADICLK	ADLSMP	Max total conversion time
Subsequent continuous 8-bit;	xx	0	17 ADCK cycles
$f_{BUS} > f_{ADCK}$			
Subsequent continuous 10-bit or 12-bit;	xx	0	20 ADCK cycles
f <sub>BUS</sub> > f <sub>ADCK</sub>			
Subsequent continuous 8-bit;	xx	1	37 ADCK cycles
$f_{BUS} > f_{ADCK}/11$			
Subsequent continuous 10-bit or 12-bit;	xx	1	40 ADCK cycles
$f_{BUS} > f_{ADCK}/11$			

The maximum total conversion time is determined by the selected clock source and the divide ratio. The clock source is selectable by the ADC\_SC3[ADICLK] bits, and the divide ratio is specified by the ADC\_SC3[ADIV] bits. For example, in 10-bit mode, with the bus clock selected as the input clock source, the input clock divide-by-1 ratio selected, and a bus frequency of 8 MHz, then the conversion time for a single conversion as given below:

Conversion time = 
$$\frac{23 \text{ADCK Cyc}}{8 \text{MHz}/1} + \frac{5 \text{bus Cyc}}{8 \text{MHz}} = 3.5 \,\mu\text{s}$$

The number of bus cycles at 8 MHz is:

Bus cycles = 
$$3.5\mu s \times 8MHz = 28$$

#### Note

The ADCK frequency must be between  $f_{ADCK}$  minimum and  $f_{ADCK}$  maximum to meet ADC specifications.

## 14.3.5 Automatic compare function

The compare function can be configured to check for an upper or lower limit. After the input is sampled and converted, the result is added to the two's complement of the compare value (ADC\_CVH and ADC\_CVL). When comparing to an upper limit (ADC\_SC2[ACFGT] = 1), if the result is greater-than or equal-to the compare value, ADC\_SC1[COCO] is set. When comparing to a lower limit (ADC\_SC2[ACFGT] = 0), if the result is less than the compare value, ADC\_SC1[COCO] is set. The value generated by the addition of the conversion result and the two's complement of the compare value is transferred to ADC\_RH and ADC\_RL.

On completion of a conversion while the compare function is enabled, if the compare condition is not true, ADC\_SC1[COCO] is not set and no data is transferred to the result registers. An ADC interrupt is generated on the setting of ADC\_SC1[COCO] if the ADC interrupt is enabled (ADC\_SC1[AIEN] = 1).

On completion of all conversions while the compare function is enabled and FIFO enabled, if none of the compare conditions are not true when ADC\_SC4[ACFSEL] is low or if not all of compare conditions are true when ADC\_SC4[ACFSEL] is high, ADC\_SC1[COCO] is not set. The compare data are transferred to the result registers regardless of compare condition true or false when FIFO enabled.

#### **Note**

The compare function can monitor the voltage on a channel while the MCU is in Wait or Stop3 mode. The ADC interrupt wakes the MCU when the compare condition is met.

#### **Note**

The compare function can not work in continuous conversion mode when FIFO enabled.

## 14.3.6 FIFO operation

The ADC module supports FIFO operation to minimize the interrupts to CPU in order to reduce CPU loading in ADC interrupt service routines. This module contains two FIFOs to buffer analog input channels and analog results respectively.

The FIFO function is enabled when the ADC\_SC4[AFDEP] bits are set non-zero. The FIFO depth is indicated by these bits. The FIFO supports up to eight level buffer.

The analog input channel FIFO is accessed by ADC\_SC1[ADCH] bits, when FIFO function is enabled. The analog channel must be written to this FIFO in order. The ADC will not start the conversion if the channel FIFO is fulfilled below the level indicated by the ADC\_SC4[AFDEP] bits, no matter whether software or hardware trigger is set. Read ADC\_SC1[ADCH] will read the current active channel value. Write to ADC\_SC1[ADCH] will re-fill channel FIFO to initial new conversion. It will abort current conversion and any other conversions that did not start. Write to the ADC\_SC1 after all the conversions are completed or ADC is in idle state.

The result of the FIFO is accessed by ADC\_RH:ADC\_RL registers, when FIFO function is enabled. The result must be read via these two registers by the same order of analog input channel FIFO to get the proper results. Don't read ADC\_RH:ADC\_RL until all of the conversions are completed in FIFO mode. The ADC\_SC1[COCO] bit will be set only when all conversions indicated by the analog input channel FIFO complete whatever

software or hardware trigger is set. An interrupt request will be submitted to CPU if the ADC\_SC1[AIEN] is set when the FIFO conversion completes and the ADC\_SC1[COCO] bit is set.




Figure 14-2. FADC FIFO structure

If software trigger is enabled, the next analog channel is fetched from analog input channel FIFO as soon as a conversion completes and its result is stored in the result FIFO. When all conversions set in the analog input channel FIFO completes, the ADC\_SC1[COCO] bit is set and an interrupt request will be submitted to CPU if the ADC\_SC1[AIEN] bit is set.

If hardware trigger mode is enabled, the next analog is fetched from analog input channel FIFO only when this conversion completes, its result is stored in the result FIFO, and the next hardware trigger is fed to ADC module. When all conversions set in the analog input channel FIFO completes, the ADC\_SC1[COCO] bit is set and an interrupt request will be submitted to CPU if the ADC\_SC1[AIEN] bit is set.

In single conversion in which ADC\_SC1[ADCO] bit is clear, the ADC stops conversions when ADC\_SC1[COCO] bit is set until the channel FIFO is fulfilled again or new hardware trigger occur.

The FIFO also provides scan mode to simplify the dummy work of input channel FIFO. When the ADC\_SC4[ASCANE] bit is set in FIFO mode, the FIFO will always use the first dummied channel in spite of the value in the input channel FIFO. The ADC conversion start to work in FIFO mode as soon as the first channel is dummied. The following write operation to the input channel FIFO will cover the first channel element in this FIFO. In scan FIFO mode, the ADC\_SC1[COCO] bit is set when the result FIFO is fulfilled according to the depth indicated by the ADC\_SC4[AFDEP] bits.

In continuous conversion in which the ADC\_SC1[ADCO] bit is set, the ADC starts next conversion immediately when all conversions are completed. ADC module will fetch the analog input channel from the beginning of analog input channel FIFO.




Figure 14-3. ADC FIFO conversion sequence

## 14.3.7 MCU wait mode operation

Wait mode is a low-power consumption standby mode from which recovery is fast because the clock sources remain active. If a conversion is in progress when the MCU enters wait mode, it continues until completion. Conversions can be initiated while the MCU is in wait mode by means of the hardware trigger or if continuous conversions are enabled.

The bus clock, bus clock divided by two, ALTCLK and ADACK are available as conversion clock sources while in wait mode.

ADC\_SC1[COCO] is set by a conversion complete event that generates an ADC interrupt to wake the MCU from wait mode if the ADC interrupt is enabled (ADC\_SC1[AIEN] = 1).

## 14.3.8 MCU Stop3 mode operation

Stop3 mode is a low-power consumption standby mode during which most or all clock sources on the MCU are disabled.

## 14.3.8.1 Stop3 mode with ADACK disabled

If the asynchronous clock, ADACK, is not selected as the conversion clock, executing a STOP instruction aborts the current conversion and places the ADC in its idle state. The contents of ADC\_RH and ADC\_RL are unaffected by Stop3 mode. After exiting from Stop3 mode, a software or hardware trigger is required to resume conversions.

## 14.3.8.2 Stop3 mode with ADACK enabled

If ADACK is selected as the conversion clock, the ADC continues operation during Stop3 mode. For guaranteed ADC operation, the MCU's voltage regulator must remain active during Stop3 mode. See the module introduction for configuration information for this MCU.

If a conversion is in progress when the MCU enters Stop3 mode, it continues until completion. Conversions can be initiated while the MCU is in Stop3 mode by means of the hardware trigger or if continuous conversions are enabled.

A conversion complete event sets the ADC\_SC1[COCO] and generates an ADC interrupt to wake the MCU from Stop3 mode if the ADC interrupt is enabled (ADC\_SC1[AIEN] = 1). In fifo mode, ADC cannot complete the conversion operation fully or wake the MCU from Stop3 mode.

#### **Note**

The ADC module can wake the system from low-power stop and cause the MCU to begin consuming run-level currents without generating a system level interrupt. To prevent this scenario, the data transfer blocking mechanism must be cleared when entering Stop3 and continuing ADC conversions.

#### 14.4 Initialization information

This section gives an example that provides some basic direction on how to initialize and configure the ADC module. You can configure the module for 8-, 10-, or 12-bit resolution, single or continuous conversion, and a polled or interrupt approach, among many other options. Refer to ADC\_SC3 register for information used in this example.

#### **Note**

Hexadecimal values prefixed by a 0x, binary values prefixed by a %, and decimal values have no preceding character.

## 14.4.1 ADC module initialization example

Before the ADC module can be used to complete conversions, it must be initialized. Given below is a method to initialize ADC module.

#### 14.4.1.1 Initialization sequence

A typical initialization sequence is as follows:

- 1. Update the configuration register (ADC\_SC3) to select the input clock source and the divide ratio used to generate the internal clock, ADCK. This register is also used for selecting sample time and low-power configuration.
- 2. Update status and control register 2 (ADC\_SC2) to select the hardware or software conversion trigger and compare function options, if enabled.

#### Initialization information

3. Update status and control register 1 (ADC\_SC1) to select whether conversions will be continuous or completed only once, and to enable or disable conversion complete interrupts. The input channel on which conversions will be performed is also selected here.

#### 14.4.1.2 Pseudo-code example

In this example, the ADC module is set up with interrupts enabled to perform a single 10-bit conversion at low power with a long sample time on input channel 1, where the internal ADCK clock is derived from the bus clock divided by 1.

#### **Example: 14.4.1.2.1 General ADC initialization routine**

```
void ADC_init(void)
{
     /* The following code segment demonstrates how to initialize ADC by low-power mode,
long
     sample time, bus frequency, software triggered from AD1 external pin without FIFO
enabled
     */
     ADC_APCTL1 = ADC_APCTL1_ADPC1_MASK;
     ADC_SC3 = ADC_SC3_ADLPC_MASK | ADC_SC3_ADLSMP_MASK | ADC_SC3_MODE0_MASK;
     ADC_SC2 = 0x00;
     ADC_SC1 = ADC_SC1_AIEN_MASK | ADC_SC1_ADCH0_MASK;
}
```

# 14.4.2 ADC FIFO module initialization example

Before the ADC module can be used to start FIFOed conversions, an initialization procedure must be performed. A typical sequence is as follows:

- 1. Update the configuration register (ADC\_SC3) to select the input clock source and the divide ratio used to generate the internal clock, ADCK. This register is also used to select sample time and low-power configuration.
- 2. Update the configuration register (ADC\_SC4) to select the FIFO scan mode, FIFO compare function selection (OR or AND function) and FIFO depth.
- 3. Update status and control register 2 (ADC\_SC2) to select the hardware or software conversion trigger, compare function options if enabled.
- 4. Update status and control register 1 (ADC\_SC1) to select whether conversions will be continuous or completed only once, and to enable or disable conversion complete interrupts. The input channel on which conversions will be performed is also selected here.

#### 14.4.2.1 Pseudo-code example

In this example, the ADC module is set up with interrupts enabled to perform a single hardware triggered 10-bit 4-level-FIFO conversion at low power with a long sample time on input channels of 1, 3, 5, and 7. Here the internal ADCK clock is derived from the bus clock divided by 1.

#### **Example: 14.4.2.1.1 FIFO ADC initialization routine**

```
void ADC init(void)
/st The following code segment demostrates how to initialize ADC by low-power mode, long
sample time, bus frequency, hardwared triggerd from AD1, AD3, AD5, and AD7 external pins
with 4-level FIFO enabled */
ADC APCTL1 = ADC APCTL1 ADPC6 MASK | ADC APCTL1 ADPC5 MASK | ADC APCTL1 ADPC3 MASK |
ADC APCTL1 ADPC1 MASK;
ADC_SC3 = ADC_SC3_ADLPC_MASK | ADC_SC3_ADLSMP_MASK | ADC_SC3_MODE1_MASK;
// setting hardware trigger
ADC_SC2 = ADC_SC2_ADTRG_MASK ;
//4-Level FIFO
ADC_SC4 = ADC_SC4_AFDEP1_MASK | ADC_SC4_AFDEP0_MASK;
// dummy the 1st channel
ADC_SC1 = ADC_SC1_ADCH0_MASK;
// dummy the 2nd channel
ADC SC1 = ADC SC1 ADCH1 MASK | ADC SC1 ADCH0 MASK;
// dummy the 3rd channel
ADCSC1 = ADCSC1 ADCH2 MASK | ADC SC1 ADCH0 MASK;
// dummy the 4th channel and ADC starts conversion
ADC_SC1 = ADC_SC1_AIEN_MASK | ADC_SC1_ADCH2_MASK | ADC_SC1_ADCH1_MASK | ADC_SC1_ADCH0_MASK;
```

#### Example: 14.4.2.1.2 FIFO ADC interrupt service routine

```
unsigned short buffer[4];
interrupt VectorNumber_Vadc void ADC_isr(void)
{
    /* The following code segment demostrates read AD result FIFO */
    // read conversion result of channel 1 and COCO bit is cleared buffer[0] = ADCR;
    // read conversion result of channel 3
    buffer[1] = ADCR;
    // read conversion result of channel 5
    buffer[2] = ADCR;
    // read conversion result of channel 7
    buffer[3] = ADCR;
}
```

## 14.5 Application information

This section contains information for using the ADC module in applications. The ADC has been designed to be integrated into a microcontroller for use in embedded control applications requiring an A/D converter.

## 14.5.1 External pins and routing

The following sections discuss the external pins associated with the ADC module and how they are used for best results.

## 14.5.1.1 Analog supply pins

The ADC module has analog power and ground supplies ( $V_{DDA}$  and  $V_{SSA}$ ) available as separate pins on some devices.  $V_{SSA}$  is shared on the same pin as the MCU digital  $V_{SS}$  on some devices. On other devices,  $V_{SSA}$  and  $V_{DDA}$  are shared with the MCU digital supply pins. In these cases, there are separate pads for the analog supplies bonded to the same pin as the corresponding digital supply so that some degree of isolation between the supplies is maintained.

When available on a separate pin, both  $V_{DDA}$  and  $V_{SSA}$  must be connected to the same voltage potential as their corresponding MCU digital supply ( $V_{DD}$  and  $V_{SS}$ ) and must be routed carefully for maximum noise immunity and bypass capacitors placed as near as possible to the package.

If separate power supplies are used for analog and digital power, the ground connection between these supplies must be at the  $V_{SSA}$  pin. This should be the only ground connection between these supplies if possible. The  $V_{SSA}$  pin makes a good single point ground location.

#### 14.5.1.2 Analog reference pins

In addition to the analog supplies, the ADC module has connections for two reference voltage inputs. The high reference is  $V_{REFH}$ , which may be shared on the same pin as  $V_{DDA}$  on some devices. The low reference is  $V_{REFL}$ , which may be shared on the same pin as  $V_{SSA}$  on some devices.

When available on a separate pin,  $V_{REFH}$  may be connected to the same potential as  $V_{DDA}$ , or may be driven by an external source between the minimum  $V_{DDA}$  spec and the  $V_{DDA}$  potential ( $V_{REFH}$  must never exceed  $V_{DDA}$ ). When available on a separate pin,  $V_{REFL}$  must be connected to the same voltage potential as  $V_{SSA}$ .  $V_{REFH}$  and  $V_{REFL}$  must be routed carefully for maximum noise immunity and bypass capacitors placed as near as possible to the package.

AC current in the form of current spikes required to supply charge to the capacitor array at each successive approximation step is drawn through the  $V_{REFH}$  and  $V_{REFL}$  loop. The best external component to meet this current demand is a 0.1  $\mu F$  capacitor with good high frequency characteristics. This capacitor is connected between  $V_{REFH}$  and  $V_{REFL}$  and must be placed as near as possible to the package pins. Resistance in the path is not recommended because the current causes a voltage drop that could result in conversion errors. Inductance in this path must be minimum (parasitic only).

## 14.5.1.3 Analog input pins

The external analog inputs are typically shared with digital I/O pins on MCU devices. The pin I/O control is disabled by setting the appropriate control bit in one of the pin control registers. Conversions can be performed on inputs without the associated pin control register bit set. It is recommended that the pin control register bit always be set when using a pin as an analog input. This avoids problems with contention because the output buffer is in its high impedance state and the pullup is disabled. Also, the input buffer draws DC current when its input is not at  $V_{DD}$  or  $V_{SS}$ . Setting the pin control register bits for all pins used as analog inputs should be done to achieve lowest operating current.

Empirical data shows that capacitors on the analog inputs improve performance in the presence of noise or when the source impedance is high. Use of 0.01  $\mu$ F capacitors with good high-frequency characteristics is sufficient. These capacitors are not necessary in all cases, but when used they must be placed as near as possible to the package pins and be referenced to  $V_{SSA}$ .

For proper conversion, the input voltage must fall between  $V_{REFH}$  and  $V_{REFL}$ . If the input is equal to or exceeds  $V_{REFH}$ , the converter circuit converts the signal to 0xFFF (full scale 12-bit representation), 0x3FF (full scale 10-bit representation) or 0xFF (full scale 8-bit representation). If the input is equal to or less than  $V_{REFL}$ , the converter circuit converts it to 0x000. Input voltages between  $V_{REFH}$  and  $V_{REFL}$  are straight-line linear conversions. There is a brief current associated with  $V_{REFL}$  when the sampling capacitor is charging. The input is sampled for 3.5 cycles of the ADCK source when ADC\_SC3[ADLSMP] is low, or 23.5 cycles when ADC\_SC3[ADLSMP] is high.

#### **Application information**

For minimal loss of accuracy due to current injection, pins adjacent to the analog input pins should not be transitioning during conversions.

#### 14.5.2 Sources of error

Several sources of error exist for A/D conversions. These are discussed in the following sections.

#### 14.5.2.1 Sampling error

For proper conversions, the input must be sampled long enough to achieve the proper accuracy. Given the maximum input resistance of approximately 7 k $\Omega$  and input capacitance of approximately 5.5 pF, sampling to within 1/4 LSB (at 12-bit resolution) can be achieved within the minimum sample window (3.5 cycles at 8 MHz maximum ADCK frequency) provided the resistance of the external analog source (R<sub>AS</sub>) is kept below 2 k $\Omega$ .

Higher source resistances or higher-accuracy sampling is possible by setting ADC\_SC3[ADLSMP] (to increase the sample window to 23.5 cycles) or decreasing ADCK frequency to increase sample time.

## 14.5.2.2 Pin leakage error

Leakage on the I/O pins can cause conversion error if the external analog source resistance ( $R_{AS}$ ) is high. If this error cannot be tolerated by the application, keep  $R_{AS}$  lower than  $V_{DDA}$  / ( $2^{N*}I_{LEAK}$ ) for less than 1/4 LSB leakage error (N=8 in 8-bit, 10 in 10-bit or 12 in 12-bit mode).

#### 14.5.2.3 Noise-induced errors

System noise that occurs during the sample or conversion process can affect the accuracy of the conversion. The ADC accuracy numbers are guaranteed as specified only if the following conditions are met:

- There is a 0.1  $\mu$ F low-ESR capacitor from  $V_{REFH}$  to  $V_{REFL}$ .
- There is a 0.1  $\mu$ F low-ESR capacitor from  $V_{DDA}$  to  $V_{SSA}$ .

- If inductive isolation is used from the primary supply, an additional 1  $\mu F$  capacitor is placed from  $V_{DDA}$  to  $V_{SSA}$ .
- V<sub>SSA</sub> (and V<sub>REFL</sub>, if connected) is connected to V<sub>SS</sub> at a quiet point in the ground plane.
- Operate the MCU in wait or Stop3 mode before initiating (hardware triggered conversions) or immediately after initiating (hardware or software triggered conversions) the ADC conversion.
  - For software triggered conversions, immediately follow the write to ADC\_SC1 with a wait instruction or stop instruction.
  - For Stop3 mode operation, select ADACK as the clock source. Operation in Stop3 reduces V<sub>DD</sub> noise but increases effective conversion time due to stop recovery.
- There is no I/O switching, input or output, on the MCU during the conversion.

There are some situations where external system activity causes radiated or conducted noise emissions or excessive  $V_{DD}$  noise is coupled into the ADC. In these situations, or when the MCU cannot be placed in wait or Stop3 or I/O activity cannot be halted, these recommended actions may reduce the effect of noise on the accuracy:

- Place a 0.01  $\mu$ F capacitor (C<sub>AS</sub>) on the selected input channel to V<sub>REFL</sub> or V<sub>SSA</sub> (this improves noise issues, but affects the sample rate based on the external analog source resistance).
- Average the result by converting the analog input many times in succession and dividing the sum of the results. Four samples are required to eliminate the effect of a 1LSB, one-time error.
- Reduce the effect of synchronous noise by operating off the asynchronous clock (ADACK) and averaging. Noise that is synchronous to ADCK cannot be averaged out.

# 14.5.2.4 Code width and quantization error

The ADC quantizes the ideal straight-line transfer function into 4096 steps (in 12-bit mode). Each step ideally has the same height (1 code) and width. The width is defined as the delta between the transition points to one code and the next. The ideal code width for an N bit converter (in this case N can be 8, 10 or 12), defined as 1LSB, is:

$$11\text{sb} = (V_{\text{REFH}} - V_{\text{REFL}}) / 2^N$$

S9S08RNA4 Reference Manual, Rev. 2, 4/2013

#### **Application information**

There is an inherent quantization error due to the digitization of the result. For 8-bit or 10-bit conversions the code transitions when the voltage is at the midpoint between the points where the straight line transfer function is exactly represented by the actual transfer function. Therefore, the quantization error will be  $\pm 1/2$  lsb in 8- or 10-bit mode. As a consequence, however, the code width of the first (0x000) conversion is only 1/2 lsb and the code width of the last (0xFF or 0x3FF) is 1.5 lsb.

For 12-bit conversions the code transitions only after the full code width is present, so the quantization error is -1 lsb to 0 lsb and the code width of each step is 1 lsb.

#### 14.5.2.5 Linearity errors

The ADC may also exhibit non-linearity of several forms. Every effort has been made to reduce these errors but the system must be aware of them because they affect overall accuracy. These errors are:

- Zero-scale error ( $E_{ZS}$ ) (sometimes called offset) This error is defined as the difference between the actual code width of the first conversion and the ideal code width (1/2 lsb in 8-bit or 10-bit modes and 1 lsb in 12-bit mode). If the first conversion is 0x001, the difference between the actual 0x001 code width and its ideal (1 lsb) is used.
- Full-scale error  $(E_{FS})$  This error is defined as the difference between the actual code width of the last conversion and the ideal code width (1.5 lsb in 8-bit or 10-bit modes and 1LSB in 12-bit mode). If the last conversion is 0x3FE, the difference between the actual 0x3FE code width and its ideal (1 lsb) is used.
- Differential non-linearity (DNL) This error is defined as the worst-case difference between the actual code width and the ideal code width for all conversions.
- Integral non-linearity (INL) This error is defined as the highest-value that the absolute value of the running sum of DNL achieves. More simply, this is the worst-case difference of the actual transition voltage to a given code and its corresponding ideal transition voltage, for all codes.
- Total unadjusted error (TUE) This error is defined as the difference between the actual transfer function and the ideal straight-line transfer function and includes all forms of error.

## 14.5.2.6 Code jitter, non-monotonicity, and missing codes

Analog-to-digital converters are susceptible to three special forms of error. These are code jitter, non-monotonicity, and missing codes.

Code jitter occurs when, at certain points, a given input voltage converts to one of two values when sampled repeatedly. Ideally, when the input voltage is infinitesimally smaller than the transition voltage, the converter yields the lower code (and vice-versa). However, even small amounts of system noise can cause the converter to be indeterminate, between two codes, for a range of input voltages around the transition voltage. This range is normally around  $\pm 1/2$  lsb in 8-bit or 10-bit mode, or around 2 lsb in 12-bit mode, and increases with noise.

This error may be reduced by repeatedly sampling the input and averaging the result. Additionally the techniques discussed in Noise-induced errors reduces this error.

Non-monotonicity is defined when, except for code jitter, the converter converts to a lower code for a higher input voltage. Missing codes are those values that are never converted for any input value.

In 8-bit or 10-bit mode, the ADC is guaranteed to be monotonic and have no missing codes.

# 14.6 ADC Control Registers


#### **ADC** memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/ page
10	Status and Control Register 1 (ADC_SC1)	8	R/W	1Fh	14.6.1/284
11	Status and Control Register 2 (ADC_SC2)	8	R/W	08h	14.6.2/285
12	Status and Control Register 3 (ADC_SC3)	8	R/W	00h	14.6.3/286
13	Status and Control Register 4 (ADC_SC4)	8	R/W	00h	14.6.4/287
14	Conversion Result High Register (ADC_RH)	8	R	00h	14.6.5/288
15	Conversion Result Low Register (ADC_RL)	8	R	00h	14.6.6/289
16	Compare Value High Register (ADC_CVH)	8	R/W	00h	14.6.7/290
17	Compare Value Low Register (ADC_CVL)	8	R/W	00h	14.6.8/290
30AC	Pin Control 1 Register (ADC_APCTL1)	8	R/W	00h	14.6.9/291

## 14.6.1 Status and Control Register 1 (ADC\_SC1)

This section describes the function of the ADC status and control register (ADCSC1). Writing ADCSC1 aborts the current conversion and initiates a new conversion (if the ADCH bits are equal to a value other than all 1s).

When FIFO is enabled, the analog input channel FIFO is written via ADCH. The analog input channel queue must be written to ADCH continuously. The resulting FIFO follows the order in which the analog input channel is written. The ADC will start conversion when the input channel FIFO is fulfilled at the depth indicated by the ADC\_SC4[AFDEP]. Any write 0x1F to these bits will reset the FIFO and stop the conversion if it is active.



#### ADC\_SC1 field descriptions

Field	Description	
7 COCO	Conversion Complete Flag	
	Conversion Complete Flag. The COCO flag is a read-only bit set each time a conversion is completed when the compare function is disabled (ADC_SC2[ACFE] = 0). When the compare function is enabled (ADC_SC2[ACFE] = 1), the COCO flag is set upon completion of a conversion only if the compare result is true. When the FIFO function is enabled (ADC_SC4[AFDEP] > 0), the COCO flag is set upon completion of the set of FIFO conversion. This bit is cleared when ADCSC1 is written or when ADC_RL is read.	
	0 Conversion not completed.	
	1 Conversion completed.	
6 AIEN	Interrupt Enable	
	AIEN enables conversion complete interrupts. When COCO becomes set while AIEN is high, an interrupt is asserted.	
	0 Conversion complete interrupt disabled.	
	1 Conversion complete interrupt enabled.	
5 ADCO	Continuous Conversion Enable	
	ADCO enables continuous conversions.	
	<ul> <li>One conversion following a write to the ADCSC1 when software triggered operation is selected, or one conversion following assertion of ADHWT when hardware triggered operation is selected. When the FIFO function is enabled (AFDEP &gt; 0), a set of conversions are triggered.</li> <li>Continuous conversions are initiated following a write to ADCSC1 when software triggered operation is selected. Continuous conversions are initiated by an ADHWT event when hardware triggered</li> </ul>	


#### ADC\_SC1 field descriptions (continued)

Field	Description		
	operation i triggered.	s selected. When the FIFO function is enabled (AFDEP > 0), a set of conversions are loop	
4–0 ADCH	Input Channel	Input Channel Select	
	The ADCH bits	s form a 5-bit field that selects one of the input channels.	
	00000-00111	AD0-AD7	
	01000-10011	$V_{SS}$	
	10100-10101	Reserved	
	10110	Temperature Sensor	
	10111	Bandgap	
	11000-11100	Reserved	
	11101	$V_{REFH}$	
	11110	V <sub>REFL</sub>	
	11111	Module disabled	
		NOTE: Reset FIFO in FIFO mode.	

# 14.6.2 Status and Control Register 2 (ADC\_SC2)

The ADC\_SC2 register controls the compare function, conversion trigger, and conversion active of the ADC module.

Address: 10h base + 1h offset = 11h



#### ADC\_SC2 field descriptions

Field	Description
7	Conversion Active
ADACT	
	Indicates that a conversion is in progress. ADACT is set when a conversion is initiated and cleared when a conversion is completed or aborted.
	0 Conversion not in progress.
	1 Conversion in progress.
6	Conversion Trigger Select
ADTRG	
	Selects the type of trigger used for initiating a conversion. Two types of trigger are selectable: software trigger and hardware trigger. When software trigger is selected, a conversion is initiated following a write to ADC_SC1. When hardware trigger is selected, a conversion is initiated following the assertion of the ADHWT input.


#### ADC\_SC2 field descriptions (continued)

Field	Description		
	0 Software trigger selected.		
	1 Hardware trigger selected.		
5 ACFE	Compare Function Enable		
7.0.2	Enables the compare function.		
	0 Compare function disabled.		
	1 Compare function enabled.		
4 ACFGT	Compare Function Greater Than Enable		
	Configures the compare function to trigger when the result of the conversion of the input being monitored is greater than or equal to the compare value. The compare function defaults to triggering when the result of the compare of the input being monitored is less than the compare value.		
	0 Compare triggers when input is less than compare level.		
	1 Compare triggers when input is greater than or equal to compare level.		
3 FEMPTY	Result FIFO empty		
	0 Indicates that ADC result FIFO have at least one valid new data.		
	1 Indicates that ADC result FIFO have no valid new data.		
2 FFULL	Result FIFO full		
	0 Indicates that ADC result FIFO is not full and next conversion data still can be stored into FIFO.		
	1 Indicates that ADC result FIFO is full and next conversion will override old data in case of no read action.		
1–0	This field is reserved.		
Reserved	This read-only field is reserved and always has the value 0.		

# 14.6.3 Status and Control Register 3 (ADC\_SC3)

ADC\_SC3 selects the mode of operation, clock source, clock divide, and configure for low power or long sample time.

Address: 10h base + 2h offset = 12h



#### ADC\_SC3 field descriptions

Field	Description
7	Low-Power Configuration
ADLPC	ADLPC controls the speed and power configuration of the successive approximation converter. This optimizes power consumption when higher sample rates are not required.


#### ADC\_SC3 field descriptions (continued)

Field	Description		
	0 High speed configuration.		
	1 Low power configuration: The power is reduced at the expense of maximum clock speed.		
6–5 ADIV	Clock Divide Select		
, ADIV	ADIV selects the divide ratio used by the ADC to generate the internal clock ADCK.		
	00 Divide ration = 1, and clock rate = Input clock.		
	01 Divide ration = 2, and clock rate = Input clock ÷ 2.		
	10 Divide ration = 3, and clock rate = Input clock ÷ 4.		
	11 Divide ration = 4, and clock rate = Input clock ÷ 8.		
4 ADLSMP	Long Sample Time Configuration		
	ADLSMP selects between long and short sample time. This adjusts the sample period to allow higher		
	impedance inputs to be accurately sampled or to maximize conversion speed for lower impedance inputs.		
	Longer sample times can also be used to lower overall power consumption when continuous conversions are enabled if high conversion rates are not required.		
	0 Short sample time.		
	1 Long sample time.		
3–2	Conversion Mode Selection		
MODE	MODE bits are used to select between 12-, 10-, or 8-bit operation.		
	00 8-bit conversion (N=8)		
	01 10-bit conversion (N=10)		
	10 12-bit conversion (N=12)		
	11 Reserved		
1–0 ADICLK	Input Clock Select		
ADIOLIC	ADICLK bits select the input clock source to generate the internal clock ADCK.		
	00 Bus clock		
	01 Bus clock divided by 2		
	10 Alternate clock (ALTCLK)		
	11 Asynchronous clock (ADACK)		

# 14.6.4 Status and Control Register 4 (ADC\_SC4)

This register controls the FIFO scan mode, FIFO compare function and FIFO depth selection of the ADC module.

Address: 10h base + 3h offset = 13h



#### ADC\_SC4 field descriptions

Field	Description		
7	This field is reserved.		
Reserved	This read-only field is reserved and always has the value 0.		
6 ASCANE	FIFO Scan Mode Enable  The FIFO always use the first dummied FIFO channels when it is enabled. When this bit is set and FIFO function is enabled, ADC will repeat using the first FIFO channel as the conversion channel until the result FIFO is fulfilled. In continuous mode (ADCO = 1), ADC will start next conversion with the same channel when COCO is set.		
	<ul><li>0 FIFO scan mode disabled.</li><li>1 FIFO scan mode enabled.</li></ul>		
5 ACFSEL	Compare function select OR/AND when the FIFO function is enabled (AFDEP > 0). When this field is cleared, ADC will OR all of compare triggers and set COCO after at least one of compare trigger occurs. When this field is set, ADC will AND all of compare triggers and set COCO after all of compare triggers occur.		
	0 OR all of compare trigger.		
	1 AND all of compare trigger.		
4–3 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.		
2–0 AFDEP	FIFO Depth enables the FIFO function and sets the depth of FIFO. When AFDEP is cleared, the FIFO is disabled. When AFDEP is set to nonzero, the FIFO function is enabled and the depth is indicated by the AFDEP bits. The ADCH in ADCSC1 and ADCRH:ADCRL must be accessed by FIFO mode when FIFO function is enabled. ADC starts conversion when the analog channel FIFO is upon the level indicated by AFDEP bits. The COCO bit is set when the set of conversions are completed and the result FIFO is upon the level indicated by AFDEP bits.		
	<ul> <li>000 FIFO is disabled.</li> <li>001 2-level FIFO is enabled.</li> <li>010 3-level FIFO is enabled</li> </ul>		
	011 4-level FIFO is enabled.		
	100 5-level FIFO is enabled.		
	101 6-level FIFO is enabled.		
	110 7-level FIFO is enabled.		
	111 8-level FIFO is enabled.		


## 14.6.5 Conversion Result High Register (ADC\_RH)

In 12-bit operation, ADC\_RH contains the upper four bits of the result of a 12-bit conversion.

ADC\_RH is updated each time a conversion completes except when automatic compare is enabled and the compare condition is not met. Reading ADC\_RH prevents the ADC from transferring subsequent conversion results into the result registers until ADC\_RL is read. If ADC\_RL is not read until after the next conversion is completed, the intermediate conversion result is lost. In 8-bit mode, there is no interlocking with ADC\_RL.

When FIFO is enabled, the result FIFO is read via ADC\_RH:ADC\_RL. The ADC conversion completes when the input channel FIFO is fulfilled at the depth indicated by the AFDEP. The AD result FIFO can be read via ADCRH:ADCRL continuously by the order set in analog input channel ADCH.


If the MODE bits are changed, any data in ADC\_RH becomes invalid.



# 14.6.6 Conversion Result Low Register (ADC\_RL)

ADC\_RL contains the lower eight bits of the result of a 12-bit conversion. This register is updated each time a conversion completes except when automatic compare is enabled and the compare condition is not met. In 12-bit mode, reading ADC\_RH prevents the ADC from transferring subsequent conversion results into the result registers until ADC\_RL is read. If ADC\_RL is not read until the next conversion is completed, the intermediate conversion results are lost. In 8-bit mode, there is no interlocking with ADC\_RH. If the MODE bits are changed, any data in ADC\_RL becomes invalid.

When FIFO is enabled, the result FIFO is read via ADC\_RH:ADC\_RL. The ADC conversion completes when the input channel FIFO is fulfilled at the depth indicated by the AFDEP. The AD result FIFO can be read via ADC\_RH:ADC\_RL continuously by the order set in analog input channel FIFO.




#### **ADC Control Registers**

#### ADC\_RL field descriptions

Field	Description
7–0 ADR	Conversion Result[7:0]

## 14.6.7 Compare Value High Register (ADC\_CVH)

In 12-bit mode, this register holds the upper four bits of the 12-bit compare value. These bits are compared to the upper four bits of the result following a conversion in 12-bit mode when the compare function is enabled.



### **ADC\_CVH** field descriptions

Field	Description
7–0 CV	Conversion Result[15:8]

# 14.6.8 Compare Value Low Register (ADC\_CVL)

This register holds the lower 8 bits of the 12-bit compare value. Bits CV7:CV0 are compared to the lower 8 bits of the result following a conversion in 12-bit mode.

Address: 10h base + 7h offset = 17h

Bit 7 6 5 4 3 2 1 0

Read Write CV

Reset 0 0 0 0 0 0 0 0 0


## ADC\_CVL field descriptions

Field	Description
7–0 CV	Conversion Result[7:0]

# 14.6.9 Pin Control 1 Register (ADC\_APCTL1)

The pin control registers disable the I/O port control of MCU pins used as analog inputs. APCTL1 is used to control the pins associated with channels 0-7 of the ADC module.

Address: 10h base + 309Ch offset = 30ACh



#### **ADC\_APCTL1** field descriptions

Field	Description
7 ADPC7	ADC Pin Control 7
	ADPC7 controls the pin associated with channel AD7.
	0 AD7 pin I/O control enabled.
	1 AD7 pin I/O control disabled.
6 ADPC6	ADC Pin Control 6
	ADPC6 controls the pin associated with channel AD6.
	0 AD6 pin I/O control enabled.
	1 AD6 pin I/O control disabled.
5 ADPC5	ADC Pin Control 5
ADFCS	ADPC5 controls the pin associated with channel AD5.
	0 AD5 pin I/O control enabled.
	1 AD5 pin I/O control disabled.
4 ADPC4	ADC Pin Control 4
	ADPC4 controls the pin associated with channel AD4.
	0 AD4 pin I/O control enabled.
	1 AD4 pin I/O control disabled.
3 ADPC3	ADC Pin Control 3
	ADPC3 controls the pin associated with channel AD3.
	0 AD3 pin I/O control enabled.
	1 AD3 pin I/O control disabled.
2 ADPC2	ADC Pin Control 2
	ADPC2 controls the pin associated with channel AD2.
	0 AD2 pin I/O control enabled.
	1 AD2 pin I/O control disabled.

Table continues on the next page...

## **ADC Control Registers**

# ADC\_APCTL1 field descriptions (continued)

Field	Description
1 ADPC1	ADC Pin Control 1
	ADPC1 controls the pin associated with channel AD1.
	0 AD1 pin I/O control enabled.
	1 AD1 pin I/O control disabled.
0 ADPC0	ADC Pin Control 0
	ADPC0 controls the pin associated with channel AD0.
	0 AD0 pin I/O control enabled.
	1 AD0 pin I/O control disabled.

# Chapter 15 Analog comparator (ACMP)

## 15.1 Introduction

The analog comparator module (ACMP) provides a circuit for comparing two analog input voltages. The comparator circuit is designed to operate across the full range of the supply voltage (rail-to-rail operation).

The analog mux provides a circuit for selecting an analog input signal from eight channels. One signal provided by the 6-bit DAC. The mux circuit is designed to operate across the full range of the supply voltage. The 6-bit DAC is 64-tap resistor ladder network which provides a selectable voltage reference for applications where voltage reference is needed. The 64-tap resistor ladder network divides the supply reference  $V_{in}$  into 64 voltage level. A 6-bit digital signal input selects output voltage level, which varies from  $V_{in}$  to  $V_{in}$ /64.  $V_{in}$  can be selected from two voltage sources.

## 15.1.1 Features

ACMP features include:

- Operational over the whole supply range of 2.7 V to 5.5 V
- ullet On-chip 6-bit resolution DAC with selectable reference voltage from  $V_{DD}$  or internal bandgap
- Configurable hysteresis
- Selectable interrupt on rising edge, falling edge, or both rising or falling edges of comparator output
- Selectable inversion on comparator output
- Up to four selectable comparator inputs
- Operational in Stop3 mode

Introduction

## 15.1.2 Modes of operation

This section defines the ACMP operation in Wait, Stop3, and background debug modes.

## 15.1.2.1 Operation in wait mode

The ACMP continues to operate in wait mode if enabled. The interrupt can wake the MCU if enabled.

## 15.1.2.2 Operation in Stop3 mode

The ACMP (including DAC and CMP) continues to operate in Stop3 mode if enabled. If ACIEN is set, a ACMP interrupt can be generated to wake the MCU up from Stop3 mode.

If the Stop3 is exited by an interrupt, the ACMP setting remains before entering the stop. If Stop3 is exited with a reset, the ACMP goes into its reset.

The user must turn off the DAC if the output is not used as a reference input of ACMP to save power, because the DAC consumes additional power.

## 15.1.2.3 Operation in debug mode

When the MCU is in debug mode, the ACMP continues operating normally.

## 15.1.3 Block diagram

The block diagram of the ACMP module is shown in the following figure.




Figure 15-1. ACMP block diagram


# 15.2 Memory map and register definition

#### **ACMP** memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/ page
2C	ACMP Control and Status Register (ACMP_CS)	8	R/W	00h	15.2.1/295
2D	ACMP Control Register 0 (ACMP_C0)	8	R/W	00h	15.2.2/296
2E	ACMP Control Register 1 (ACMP_C1)	8	R/W	00h	15.2.3/297
2F	ACMP Control Register 2 (ACMP_C2)	8	R/W	00h	15.2.4/298

# 15.2.1 ACMP Control and Status Register (ACMP\_CS)

Address: 2Ch base + 0h offset = 2Ch



### **ACMP\_CS** field descriptions

Field	Description
7 ACE	Analog Comparator Enable

Table continues on the next page...

#### S9S08RNA4 Reference Manual, Rev. 2, 4/2013


#### Memory map and register definition

# **ACMP\_CS** field descriptions (continued)

Field	Description				
	Enables the ACMP module.				
	0 The ACMP is disabled.				
	1 The ACMP is enabled.				
6	Analog Comparator Hystersis Selection				
HYST	Selects ACMP hystersis.				
	0 20 mV.				
	1 30 mV.				
5 ACF	ACMP Interrupt Flag Bit				
ACF	Synchronously set by hardware when ACMP output has a valid edge defined by ACMOD. Clear ACF bit by writing a 0 to this bit. Writing a 1 to this bit has no effect.				
4	ACMP Interrupt Enable				
ACIE	Enables an ACMP CPU interrupt.				
	0 Disable the ACMP Interrupt.				
	1 Enable the ACMP Interrupt.				
3 ACO	ACMP Output				
ACO	Reading ACO will return the current value of the analog comparator output. ACO is reset to a 0 and will read as a 0 when the ACMP is disabled (ACE = 0)				
2	This field is reserved.				
Reserved	This read-only field is reserved and always has the value 0.				
1–0 ACMOD	ACMP MOD				
NOWOD	Determines the sensitivity modes of the interrupt trigger.				
	00 ACMP interrupt on output falling edge.				
	01 ACMP interrupt on output rising edge.				
	10 ACMP interrupt on output falling edge.				
	11 ACMP interrupt on output falling or rising edge.				

# 15.2.2 ACMP Control Register 0 (ACMP\_C0)

Address: 2Ch base + 1h offset = 2Dh




## **ACMP\_C0** field descriptions

Field	Description				
7–6	This field is reserved.				
Reserved	This read-only field is reserved and always has the value 0.				
5–4 ACPSEL	ACMP Positive Input Select				
	00 External reference 0				
	01 External reference 1				
	10 Reserved				
	11 DAC output				
3–2	This field is reserved.				
Reserved	This read-only field is reserved and always has the value 0.				
1–0 ACNSEL	ACMP Negative Input Select				
	00 External reference 0				
	01 External reference 1				
	10 Reserved				
	11 DAC output				

# 15.2.3 ACMP Control Register 1 (ACMP\_C1)

Address: 2Ch base + 2h offset = 2Eh




## **ACMP\_C1** field descriptions

Field	Description				
7	DAC Enable				
DACEN	The DACEN bit enables the output of 6-bit DAC.				
	0 The DAC is disabled.				
	1 The DAC is enabled.				
6 DACREF	DAC Reference Select				
	0 The DAC selects Bandgap as the reference.				
	1 The DAC selects V <sub>DDA</sub> as the reference.				
5–0 DACVAL	DAC Output Level Selection				
	Select the output voltage using the given formula: $V_{output} = (V_{in}/64)x(DACVAL[5:0]+1)$ The $V_{output}$ range is from $V_{in}/64$ to $V_{in}$ , the step is $V_{in}/64$				

## 15.2.4 ACMP Control Register 2 (ACMP\_C2)

Address: 2Ch base + 3h offset = 2Fh



#### **ACMP C2 field descriptions**

Field	Description
7–3 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
2-0 ACIPE	ACMP Input Pin Enable  This 3-bit field controls if the corresponding ACMP external pin can be driven by an analog input.
	The corresponding external analog input is not allowed.     The corresponding external analog input is allowed.

# 15.3 Functional description

The ACMP module is functionally composed of two parts: digital-to-analog (DAC) and comparator (CMP).

The DAC includes a 64-level DAC (digital to analog converter) and relevant control logic. DAC can select one of two reference inputs,  $V_{DD}$  or on-chip bandgap, as the DAC input  $V_{in}$  by setting C1[DACREF]. After the DAC is enabled, it converts the data set in C1[DACVAL] to a stepped analog output, which is fed into ACMP as an internal reference input. This stepped analog output is also mapped out of the module. The output voltage range is from  $V_{in}/64$  to  $V_{in}$ . The step size is  $V_{in}/64$ .

The ACMP can achieve the analog comparison between positive input and negative input, and then give out a digital output and relevant interrupt. Both the positive and negative input of ACMP can be selected from the four common inputs: three external reference inputs and one internal reference input from the DAC output. The positive input of ACMP is selected by C0[ACPSEL] and the negative input is selected by C0[ACPSEL]. Any pair of the eight inputs can be compared by configuring the ACMPC0 with the appropriate value.

After the ACMP is enabled by setting CS[ACE], the comparison result appears as a digital output. Whenever a valid edge defined in CS[ACMOD] occurs, CS[ACF] is asserted. If CS[ACIE] is set, a ACMP CPU interrupt occurs. The valid edge is defined by

CS[ACMOD]. When CS[ACMOD] = 00b or 10b, only the falling-edge on ACMP output is valid. When CS[ACMOD] = 01b, only rising-edge on ACMP output is valid. When CS[ACMOD] = 11b, both the rising-edge and falling-edge on the ACMP output are valid.

The ACMP output is synchronized by the bus clock to generate CS[ACO] so that the CPU can read the comparison. In stop3 mode, if the output of ACMP is changed, ACMPO cannot be updated in time. The output can be synchronized and CS[ACO] can be updated upon the waking up of the CPU because of the availability of the bus clock. CS[ACO] changes following the comparison result, so it can serve as a tracking flag that continuously indicates the voltage delta on the inputs.

If a reference input external to the chip is selected as an input of ACMP, the corresponding C2[ACIPE] bit must be set to enable the input from pad interface.

# 15.4 Setup and operation of ACMP

The two parts of ACMP (DAC and CMP) can be set up and operated independently. But if the DAC works as an input of the CMP, the DAC must be configured before the ACMP is enabled.

Because the input-switching can cause problems on the ACMP inputs, the user should complete the input selection before enabling the ACMP and must not change the input selection setting when the ACMP is enabled to avoid unexpected output. Similarly, because the DAC experiences a setup delay after the DACVAL is changed, the user should complete the setting of DACVAL before DAC is enabled.

## 15.5 Resets

During a reset the ACMP is configured in the default mode. Both CMP and DAC are disabled.

## 15.6 Interrupts

If the bus clock is available when a valid edge defined in ACMP\_CS[ACMOD] occurs, the ACMP\_CS[ACF] bit register is asserted. If ACMP\_CS[ACIE] is set, a ACMP interrupt event occurs. The ACMP\_CS[ACF] bit remains asserted until the ACMP

#### Interrupts

interrupt is cleared by software. When in stop3 mode, a valid edge on ACMP output generates an asynchronous interrupt that can wake the MCU from stop3. The interrupt can be cleared by writing a 0 to the ACMP\_CS[ACF] bit.

# Chapter 16 Watchdog (WDOG)

## 16.1 Introduction

The watchdog timer (WDOG) module is an independent timer that is available for system use. It provides a safety feature to ensure that software is executing as planned and that the CPU is not stuck in an infinite loop or executing unintended code. If the WDOG module is not serviced (refreshed) within a certain period, it resets the MCU.

## **16.1.1 Features**

Features of the WDOG module include:

- Configurable clock source inputs independent from the bus clock
  - Internal 32 kHz RC oscillator
  - Internal 1 kHz RC oscillator
  - External clock source
- Programmable timeout period
  - Programmable 16-bit timeout value
  - Optional fixed 256 clock prescaler when longer timeout periods are needed
- Robust write sequence for counter refresh
  - Refresh sequence of writing 0xA602 and then 0xB480 within 16 bus clocks
- Window mode option for the refresh mechanism
  - Programmable 16-bit window value

301

#### Introduction

- Provides robust check that program flow is faster than expected
- Early refresh attempts trigger a reset
- Optional timeout interrupt to allow post-processing diagnostics
  - Interrupt request to CPU with interrupt vector for an interrupt service routine (ISR)
  - Forced reset occurs 128 bus clocks after the interrupt vector fetch
- Configuration bits are write-once-after-reset to ensure watchdog configuration cannot be mistakenly altered
- Robust write sequence for unlocking write-once configuration bits
  - Unlock sequence of writing 0xC520 and then 0xD928 within 16 bus clocks for allowing updates to write-once configuration bits
  - Software must make updates within 128 bus clocks after unlocking and before WDOG closing unlock window.

# 16.1.2 Block diagram

The following figure provides a block diagram of the WDOG module.




Figure 16-1. WDOG block diagram

# 16.2 Memory map and register definition

#### **WDOG** memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/ page
3030	Watchdog Control and Status Register 1 (WDOG_CS1)	8	R/W	80h	16.2.1/303
3031	Watchdog Control and Status Register 2 (WDOG_CS2)	8	R/W	01h	16.2.2/305
3032	Watchdog Counter Register: High (WDOG_CNTH)	8	R	00h	16.2.3/306
3033	Watchdog Counter Register: Low (WDOG_CNTL)	8	R	00h	16.2.4/306
3034	Watchdog Timeout Value Register: High (WDOG_TOVALH)	8	R/W	09h	16.2.5/307
3035	Watchdog Timeout Value Register: Low (WDOG_TOVALL)	8	R/W	C4h	16.2.6/307
3036	Watchdog Window Register: High (WDOG_WINH)	8	R/W	00h	16.2.7/308
3037	Watchdog Window Register: Low (WDOG_WINL)	8	R/W	00h	16.2.8/308

# 16.2.1 Watchdog Control and Status Register 1 (WDOG\_CS1)

This section describes the function of watchdog control and status register 1.

#### **NOTE**

The TST bits are cleared (0:0) on POR only. Any other reset does not affect the value of these bits.

Address: 3030h base + 0h offset = 3030h



## WDOG\_CS1 field descriptions

Field	Description			
7	Watchdog Enable			
EN	This write-once bit enables the watchdog counter to start counting.			
	0 Watchdog disabled.			
	1 Watchdog enabled.			
6	Watchdog Interrupt			
INT				
	This write-once bit configures the watchdog to generate an interrupt request upon a reset-triggering event (timeout or illegal write to the watchdog), prior to forcing a reset. After the interrupt vector fetch, the reset occurs after a delay of 128 bus clocks.			

Table continues on the next page...

## Memory map and register definition


# WDOG\_CS1 field descriptions (continued)

Field	Description			
	0 Watchdog interrupts are disabled. Watchdog resets are not delayed.			
	1 Watchdog interrupts are enabled. Watchdog resets are delayed by 128 bus clocks.			
5 UPDATE	Allow updates			
	This write-once bit allows software to reconfigure the watchdog without a reset.			
	Updates not allowed. After the initial configuration, the watchdog cannot be later modified without forcing a reset.			
	1 Updates allowed. Software can modify the watchdog configuration registers within 128 bus clocks after performing the unlock write sequence.			
4–3 TST	Watchdog Test			
	These bits enable the fast test mode. The test mode allows software to exercise all bits of the counter to demonstrate that the watchdog is functioning properly. See the "Fast testing of the watchdog" section.			
	These write-once bits are cleared (0:0) on POR only. Any other reset does not affect the value of these bits.			
	00 Watchdog test mode disabled.			
	01 Watchdog user mode enabled. (Watchdog test mode disabled.) After testing the watchdog, software should use this setting to indicate that the watchdog is functioning normally in user mode.			
	Watchdog test mode enabled, only the low byte is used. WDOG_CNTL is compared with WDOG_TOVALL.			
	11 Watchdog test mode enabled, only the high byte is used. WDOG_CNTH is compared with WDOG_TOVALH.			
2 DBG	Debug Enable			
	This write-once bit enables the watchdog to operate when the chip is in debug mode.			
	0 Watchdog disabled in chip debug mode.			
	1 Watchdog enabled in chip debug mode.			
1 WAIT	Wait Enable			
	This write-once bit enables the watchdog to operate when the chip is in wait mode.			
	0 Watchdog disabled in chip wait mode.			
	1 Watchdog enabled in chip wait mode.			
0 STOP	Stop Enable			
	This write-once bit enables the watchdog to operate when the chip is in stop mode.			
	Watchdog disabled in chip stop mode.			
	1 Watchdog enabled in chip stop mode.			

# 16.2.2 Watchdog Control and Status Register 2 (WDOG\_CS2)

This section describes the function of the watchdog control and status register 2.

Address: 3030h base + 1h offset = 3031h



## WDOG\_CS2 field descriptions

Field	Description		
7 WIN	Watchdog Window		
	This write-once bit enables window mode. See the "Window mode" section.		
	0 Window mode disabled.		
	1 Window mode enabled.		
6 FLG	Watchdog Interrupt Flag		
120	This bit is an interrupt indicator when INT is set in control and status register 1. Write 1 to clear it.		
	0 No interrupt occurred.		
	1 An interrupt occurred.		
5	This field is reserved.		
Reserved	This read-only field is reserved and always has the value 0.		
4	Watchdog Prescalar		
PRES	This write-once bit enables a fixed 256 pre-scaling of watchdog counter reference clock. (The block diagram shows this clock divider option.)		
	0 256 prescalar disabled.		
	1 256 prescalar enabled.		
3–2	This field is reserved.		
Reserved	This read-only field is reserved and always has the value 0.		
1–0 Watchdog Clock			
OLIX	The write-once bits indicate the clock source that feeds the watchdog counter. See the "Clock source" section.		
	00 Bus clock.		
	01 1 kHz internal low-power oscillator (LPOCLK).		
	10 32 kHz internal oscillator (ICSIRCLK).		
	11 External clock source.		

## 16.2.3 Watchdog Counter Register: High (WDOG\_CNTH)

This section describes the watchdog counter registers: high (CNTH) and low (CNTL) combined.


The watchdog counter registers CNTH:L provide access to the value of the free running watchdog counter. Software can read the counter registers at any time.

Software cannot write directly to the watchdog counter; however, two write sequences to these registers have special functions:

- 1. The *refresh sequence* resets the watchdog counter to 0x0000. See the "Refreshing the Watchdog" section.
- 2. The *unlock sequence* allows the watchdog to be reconfigured without forcing a reset (when WDOG\_CS1[UPDATE] = 1). See the "Unlocking the Watchdog" section.

#### NOTE


All other writes to these registers are illegal and force a reset.



Field	Description
7–0 CNTHIGH	High byte of the Watchdog Counter

## 16.2.4 Watchdog Counter Register: Low (WDOG\_CNTL)

See the description of the WDOG\_CNTH register.



## WDOG\_CNTL field descriptions

Field	Description		
7–0 CNTLOW	Low byte of the Watchdog Counter		

## 16.2.5 Watchdog Timeout Value Register: High (WDOG\_TOVALH)


This section describes the watchdog timeout value registers: high (TOVALH) and low (TOVALL) combined. TOVALH:L contains the 16-bit value used to set the timeout period of the watchdog.

The watchdog counter (CNTH:L) is continuously compared with the timeout value (TOVALH:L). If the counter reaches the timeout value, the watchdog forces a reset.

#### **NOTE**

Do not write 0 to the watchdog timeout value register. Otherwise, the watchdog always generates a reset.

Address: 3030h base + 4h offset = 3034h



## WDOG\_TOVALH field descriptions

Field	Description
7–0 TOVALHIGH	High byte of the timeout value


# 16.2.6 Watchdog Timeout Value Register: Low (WDOG\_TOVALL)

See the description of the WDOG\_TOVALH register.

#### NOTE

All the bits reset to 0 in read.

Address: 3030h base + 5h offset = 3035h



S9S08RNA4 Reference Manual, Rev. 2, 4/2013

#### Memory map and register definition

## WDOG\_TOVALL field descriptions


Field	Description
7–0 TOVALLOW	Low byte of the timeout value

## 16.2.7 Watchdog Window Register: High (WDOG\_WINH)

This section describes the watchdog window registers: high (WINH) and low (WINL) combined. When window mode is enabled (CS2[WIN] is set), WDOG\_WINH:L determines the earliest time that a refresh sequence is considered valid. See the "Watchdog refresh mechanism" section.

WDOG\_WINH:L must be less than WDOG\_TOVALH:L.

Address: 3030h base + 6h offset = 3036h




#### WDOG\_WINH field descriptions

Field	Description
7–0 WINHIGH	High byte of Watchdog Window

## 16.2.8 Watchdog Window Register: Low (WDOG\_WINL)

See the description of the WDOG\_WINH register.

Address: 3030h base + 7h offset = 3037h



## WDOG\_WINL field descriptions

Field	Description
7–0 WINLOW	Low byte of Watchdog Window

# 16.3 Functional description

The WDOG module provides a fail safe mechanism to ensure the system can be reset to a known state of operation in case of system failure, such as the CPU clock stopping or there being a run away condition in the software code. The watchdog counter runs continuously off a selectable clock source and expects to be serviced (refreshed) periodically. If it is not, it resets the system.

The timeout period, window mode and clock source are all programmable but must be configured within 128 bus clocks after a reset.

# 16.3.1 Watchdog refresh mechanism

The watchdog resets the MCU if the watchdog counter is not refreshed. A robust refresh mechanism makes it very unlikely that the watchdog can be refreshed by runaway code.

To refresh the watchdog counter, software must execute a refresh write sequence before the timeout period expires. In addition, if window mode is used, software must not start the refresh sequence until after the time value set in the WDOG\_WINH:L registers. See the following figure.






Figure 16-10. Refresh opportunity for the Watchdog counter

## 16.3.1.1 Window mode

Software finishing its main control loop faster than expected could be an indication of a problem. Depending on the requirements of the application, the WDOG can be programmed to force a reset when refresh attempts are early.

When Window mode is enabled, the watchdog must be refreshed after the counter has reached a minimum expected time value; otherwise, the watchdog resets the MCU. The minimum expected time value is specified in the WDOG\_WINH:L registers. Setting CS1[WIN] enables Window mode.

## 16.3.1.2 Refreshing the Watchdog

The refresh write sequence is a write of 0xA602 followed by a write of 0xB480 to the WDOG\_CNTH:L registers. The write of the 0xB480 must occur within 16 bus clocks after the write of 0xA602; otherwise, the watchdog resets the MCU.

#### **Note**

Before starting the refresh sequence, disable global interrupts. Otherwise, an interrupt could effectively invalidate the refresh sequence if writing the four bytes takes more than 16 bus clocks. Re-enable interrupts when the sequence is finished.

## 16.3.1.3 Example code: Refreshing the Watchdog

The following code segment shows the refresh write sequence of the WDOG module.

```
/* Refresh watchdog */
for (;;) // main loop
{
    ...
    DisableInterrupts; // disable global interrupt
    WDOG_CNT = 0xA602; // write the 1st refresh word
    WDOG_CNT = 0xB480; // write the 2nd refresh word to refresh counter
    EnableInterrupts; // enable global interrupt
    ...
}
```

# 16.3.2 Configuring the Watchdog

All watchdog control bits, timeout value, and window value are write-once after reset. This means that after a write has occurred they cannot be changed unless a reset occurs. This provides a robust mechanism to configure the watchdog and ensure that a runaway condition cannot mistakenly disable or modify the watchdog configuration after configured.

This is guaranteed by the user configuring the window and timeout value first, followed by the other control bits, and ensuring that CS1[UPDATE] is also set to 0. The new configuration takes effect only after all registers except WDOG\_CNTH:L are written once after reset. Otherwise, the WDOG uses the reset values by default. If window mode is not used (CS2[WIN] is 0), writing to WDOG\_WINH:L is not required to make the new configuration take effect.

## 16.3.2.1 Reconfiguring the Watchdog

In some cases (such as when supporting a bootloader function), users may want to reconfigure or disable the watchdog without forcing a reset first. By setting CS1[UPDATE] to a 1 on the initial configuration of the watchdog after a reset, users can reconfigure the watchdog at any time by executing an unlock sequence. (Conversely, if CS1[UPDATE] remains 0, the only way to reconfigure the watchdog is by initiating a reset.) The unlock sequence is similar to the refresh sequence but uses different values.

## 16.3.2.2 Unlocking the Watchdog

The unlock sequence is a write to the WDOG\_CNTH:L registers of 0xC520 followed by 0xD928 within 16 bus clocks at any time after the watchdog has been configured. On completing the unlock sequence, the user must reconfigure the watchdog within 128 bus clocks; otherwise, the watchdog forces a reset to the MCU.

#### NOTE

Due to 128 bus clocks requirement for reconfiguring the watchdog, some delays must be inserted before executing STOP or WAIT instructions after reconfiguring the watchdog. This ensures that the watchdog's new configuration takes effect before MCU enters low power mode. Otherwise, the MCU may not be waken up from low power mode.

# 16.3.2.3 Example code: Reconfiguring the Watchdog

The following code segment shows an example reconfiguration of the WDOG module.

```
/* Initialize watchdog with ~1-kHz clock source, ~1s time-out */
DisableInterrupts; // disable global interrupt

WDOG_CNT = 0xC520; // write the 1st unlock word

WDOG_CNT = 0xD928; // write the 2nd unlock word

WDOG_TOVAL = 1000; // setting timeout value

WDOG_CS2 = WDOG_CS2_CLK_MASK; // setting 1-kHz clock source

WDOG_CS1 = WDOG_CS1_EN_MASK; // enable counter running

EnableInterrupts; // enable global interrupt
```

## 16.3.3 Clock source

The watchdog counter has four clock source options selected by programming CS2[CLK]:

- bus clock
- internal Low-Power Oscillator (LPO) running at approximately 1 kHz (This is the default source.)
- internal 32 kHz clock
- external clock

The options allow software to select a clock source independent of the bus clock for applications that need to meet more robust safety requirements. Using a clock source other than the bus clock ensures that the watchdog counter continues to run if the bus clock is somehow halted; see Backup reset.

An optional fixed prescaler for all clock sources allows for longer timeout periods. When CS2[PRES] is set, the clock source is prescaled by 256 before clocking the watchdog counter.

The following table summarizes the different watchdog timeout periods available.

Reference clock	Prescaler	Prescaler Watchdog time-out availability	
Internal ~1 kHz (LPO)	Pass through	~1 ms — 65.5 s <sup>1</sup>	
internal ~1 kHz (LFO)	÷256	~256 ms — 16,777 s	
Internal ~32 kHz	Pass through	~31.25 µs — 2.048 s	
Internal ~32 KHZ	÷256	~8 ms— 524.3 s	
1 MHz (from bus or external)	Pass through	1 μs — 65.54 ms	
1 Will 2 (Holli bus of external)	÷256	256 μs — 16.777 s	
20 MHz (from bus or external)	Pass through	50 ns — 3.277 ms	
20 Mil 12 (ITOTH bus of external)	÷256	12.8 μs — 838.8 ms	

Table 16-10. Watchdog timeout availability

1. The default timeout value after reset is approximately 4 ms.

#### NOTE

When the programmer switches clock sources during reconfiguration, the watchdog hardware holds the counter at zero for 2.5 periods of the previous clock source and 2.5 periods of the new clock source after the configuration time period (128 bus clocks) ends. This delay ensures a smooth transition before restarting the counter with the new configuration.

## 16.3.4 Using interrupts to delay resets

When interrupts are enabled (CS1[INT] = 1), the watchdog first generates an interrupt request upon a reset triggering event (such as a counter timeout or invalid refresh attempt). The watchdog delays forcing a reset for 128 bus clocks to allow the interrupt service routine (ISR) to perform tasks, such as analyzing the stack to debug code.

When interrupts are disabled (CS1[INT] = 0), the watchdog does not delay forcing a reset.

# 16.3.5 Backup reset

#### NOTE

A clock source other than the bus clock must be used as the reference clock for the counter; otherwise, the backup reset function is not available.

The backup reset function is a safeguard feature that independently generates a reset in case the main WDOG logic loses its clock (the bus clock) and can no longer monitor the counter. If the watchdog counter overflows twice in succession (without an intervening reset), the backup reset function takes effect and generates a reset.

# 16.3.6 Functionality in debug and low-power modes

By default, the watchdog is not functional in active background mode, wait mode, or stop3 mode. However, the watchdog can remain functional in these modes as follows:

- For active background mode, set CS1[DBG]. (This way the watchdog is functional in active background mode even when the CPU is held by the debug module.)
- For wait mode, set CS1[WAIT].
- For stop3 mode, set CS1[STOP].

#### NOTE

The watchdog can not generate interrupt in stop3 mode even if CS1[STOP] is set and will not wake the MCU from stop3 mode. It can generate reset during stop3 mode.

For active background mode and stop3 mode, in addition to the above configurations, a clock source other than the bus clock must be used as the reference clock for the counter; otherwise, the watchdog cannot function.

## 16.3.7 Fast testing of the watchdog

Before executing application code in safety critical applications, users are required to test that the watchdog works as expected and resets the MCU. Testing every bit of a 16-bit counter by letting it run to the overflow value takes a relatively long time (64K clocks).

To help minimize the startup delay for application code after reset, the watchdog has a feature to test the watchdog more quickly by splitting the counter into its constituent byte-wide stages. The low and high bytes are run independently and tested for timeout against the corresponding byte of the timeout value register. (For complete coverage when testing the high byte of the counter, the test feature feeds the input clock via the 8th bit of the low byte, thus ensuring that the overflow connection from the low byte to the high byte is tested.)

Using this test feature reduces the test time to 512 clocks (not including overhead, such as user configuration and reset vector fetches). To further speed testing, use a faster clock (such as the bus clock) for the counter reference.

On a power-on reset, the POR bit in the system reset register is set, indicating the user should perform the WDOG fast test.

## 16.3.7.1 Testing each byte of the counter

The test procedure follows these steps:

- 1. Program the preferred watchdog timeout value in the WDOG\_TOVALH:L registers during the watchdog configuration time period.
- 2. Select a byte of the counter to test using the CS1[TST] field: 10b for the low byte; 11b for the high byte.
- 3. Wait for the watchdog to timeout. Optionally, in the idle loop, increment RAM locations as a parallel software counter for later comparison. Because the RAM is not affected by a watchdog reset, the timeout period of the watchdog counter can be compared with the software counter to verify the timeout period has occurred as expected.
- 4. The watchdog counter times out and forces a reset.
- 5. Confirm the WDOG flag in the system reset register is set, indicating that the watchdog caused the reset. (The POR flag remains clear.)

#### **Functional description**

6. Confirm the CS1[TST] field shows a test (10b or 11b) was performed.

If confirmed, the count and compare functions work for the selected byte. Repeat the procedure, selecting the other byte in Step 2.

#### **NOTE**

CS1[TST] is cleared by a POR reset only and not affected by other resets.

## 16.3.7.2 Entering user mode

After successfully testing the low and high bytes of the watchdog counter, the user can configure WDOG\_CS1[TST] to 01b to indicate the watchdog is ready for use in application user mode. Thus if a reset occurs again, software can recognize the reset trigger as a real watchdog reset caused by runaway or faulty application code.

As an ongoing test when using the default 1-kHz clock source, software can periodically read the WDOG\_CNTH:L registers to ensure the counter is being incremented.

# **Chapter 17 Development support**

## 17.1 Introduction

This chapter describes the single-wire background debug mode (BDM), which uses the on-chip background debug controller (BDC) module, and the independent on-chip real-time in-circuit emulation (ICE) system, which uses the on-chip debug (DBG) module.

# 17.1.1 Forcing active background

The method for forcing active background mode depends on the specific HCS08 derivative. For the 9S08xxxx, you can force active background after a power-on reset by holding the BKGD pin low as the device exits the reset condition. You can also force active background by driving BKGD low immediately after a serial background command that writes a one to the BDFR bit in the SBDFR register. Other causes of reset including an external pin reset or an internally generated error reset ignore the state of the BKGD pin and reset into normal user mode. If no debug pod is connected to the BKGD pin, the MCU will always reset into normal operating mode.

## 17.1.2 Features

Features of the BDC module include:

- Single pin for mode selection and background communications
- BDC registers are not located in the memory map
- SYNC command to determine target communications rate
- Non-intrusive commands for memory access
- Active background mode commands for CPU register access
- GO and TRACE1 commands
- BACKGROUND command can wake CPU from stop or wait modes
- One hardware address breakpoint built into BDC

S9S08RNA4 Reference Manual, Rev. 2, 4/2013

#### Background debug controller (BDC)

- BDC clock runs in stop mode, if BDC enabled
- Watchdog disabled by default while in active background mode. It can also be enabled by proper configuration

## Features of the ICE system include:

- Two trigger comparators: Two address + read/write (R/W) or one full address + data + R/W
- Flexible 8-word by 16-bit FIFO (first-in, first-out) buffer for capture information:
  - Change-of-flow addresses or
  - Event-only data
- Two types of breakpoints:
  - Tag breakpoints for instruction opcodes
  - Force breakpoints for any address access
- Nine trigger modes:
  - Basic: A-only, A OR B
  - Sequence: A then B
  - Full: A AND B data, A AND NOT B data
  - Event (store data): Event-only B, A then event-only B
  - Range: Inside range (A ≤ address ≤ B), outside range (address < A or address > B)

# 17.2 Background debug controller (BDC)

All MCUs in the HCS08 Family contain a single-wire background debug interface that supports in-circuit programming of on-chip nonvolatile memory and sophisticated non-intrusive debug capabilities. Unlike debug interfaces on earlier 8-bit MCUs, this system does not interfere with normal application resources. It does not use any user memory or locations in the memory map and does not share any on-chip peripherals.

## BDC commands are divided into two groups:

- Active background mode commands require that the target MCU is in active background mode (the user program is not running). Active background mode commands allow the CPU registers to be read or written, and allow the user to trace one user instruction at a time, or GO to the user program from active background mode.
- Non-intrusive commands can be executed at any time even while the user's program is running. Non-intrusive commands allow a user to read or write MCU memory locations or access status and control registers within the background debug controller.

Typically, a relatively simple interface pod is used to translate commands from a host computer into commands for the custom serial interface to the single-wire background debug system. Depending on the development tool vendor, this interface pod may use a standard RS-232 serial port, a parallel printer port, or some other type of communications such as a universal serial bus (USB) to communicate between the host PC and the pod. The pod typically connects to the target system with ground, the BKGD pin, RESET, and sometimes  $V_{DD}$ . An open-drain connection to reset allows the host to force a target system reset, which is useful to regain control of a lost target system or to control startup of a target system before the on-chip nonvolatile memory has been programmed. Sometimes  $V_{DD}$  can be used to allow the pod to use power from the target system to avoid the need for a separate power supply. However, if the pod is powered separately, it can be connected to a running target system without forcing a target system reset or otherwise disturbing the running application program.




Figure 17-1. BDM tool connector

## 17.2.1 BKGD pin description

BKGD is the single-wire background debug interface pin. The primary function of this pin is for bidirectional serial communication of active background mode commands and data. During reset, this pin is used to select between starting in active background mode or starting the user's application program. This pin is also used to request a timed sync response pulse to allow a host development tool to determine the correct clock frequency for background debug serial communications.

BDC serial communications use a custom serial protocol first introduced on the M68HC12 Family of microcontrollers. This protocol assumes the host knows the communication clock rate that is determined by the target BDC clock rate. All communication is initiated and controlled by the host that drives a high-to-low edge to signal the beginning of each bit time. Commands and data are sent most significant bit first (MSB first). For a detailed description of the communications protocol, refer to Communication details.

If a host is attempting to communicate with a target MCU that has an unknown BDC clock rate, a SYNC command may be sent to the target MCU to request a timed sync response signal from which the host can determine the correct communication speed.

#### Background debug controller (BDC)

BKGD is a pseudo-open-drain pin and there is an on-chip pullup so no external pullup resistor is required. Unlike typical open-drain pins, the external RC time constant on this pin, which is influenced by external capacitance, plays almost no role in signal rise time. The custom protocol provides for brief, actively driven speedup pulses to force rapid rise times on this pin without risking harmful drive level conflicts. Refer to Communication details for more detail.

When no debugger pod is connected to the 6-pin BDM interface connector, the internal pullup on BKGD chooses normal operating mode. When a debug pod is connected to BKGD it is possible to force the MCU into active background mode after reset. The specific conditions for forcing active background depend upon the HCS08 derivative (refer to the introduction to this Development Support section). It is not necessary to reset the target MCU to communicate with it through the background debug interface.

# 17.2.2 Communication details

The BDC serial interface requires the external controller to generate a falling edge on the BKGD pin to indicate the start of each bit time. The external controller provides this falling edge whether data is transmitted or received.

BKGD is a pseudo-open-drain pin that can be driven either by an external controller or by the MCU. Data is transferred MSB first at 16 BDC clock cycles per bit (nominal speed). The interface times out if 512 BDC clock cycles occur between falling edges from the host. Any BDC command that was in progress when this timeout occurs is aborted without affecting the memory or operating mode of the target MCU system.

The custom serial protocol requires the debug pod to know the target BDC communication clock speed.

The clock switch (CLKSW) control bit in the BDC status and control register allows the user to select the BDC clock source. The BDC clock source can either be the bus or the alternate BDC clock source.

The BKGD pin can receive a high or low level or transmit a high or low level. The following diagrams show timing for each of these cases. Interface timing is synchronous to clocks in the target BDC, but asynchronous to the external host. The internal BDC clock signal is shown for reference in counting cycles.

The following figure shows an external host transmitting a logic 1 or 0 to the BKGD pin of a target HCS08 MCU. The host is asynchronous to the target so there is a 0-to-1 cycle delay from the host-generated falling edge to where the target perceives the beginning of the bit time. Ten target BDC clock cycles later, the target senses the bit level on the BKGD pin. Typically, the host actively drives the pseudo-open-drain BKGD pin during

host-to-target transmissions to speed up rising edges. Because the target does not drive the BKGD pin during the host-to-target transmission period, there is no need to treat the line as an open-drain signal during this period.




Figure 17-2. BDC host-to-target serial bit timing

The next figure shows the host receiving a logic 1 from the target HCS08 MCU. Because the host is asynchronous to the target MCU, there is a 0-to-1 cycle delay from the host-generated falling edge on BKGD to the perceived start of the bit time in the target MCU. The host holds the BKGD pin low long enough for the target to recognize it (at least two target BDC cycles). The host must release the low drive before the target MCU drives a brief active-high speedup pulse seven cycles after the perceived start of the bit time. The host should sample the bit level about 10 cycles after it started the bit time.




Figure 17-3. BDC target-to-host serial bit timing (logic 1)

S9S08RNA4 Reference Manual, Rev. 2, 4/2013

#### Background debug controller (BDC)

The following figure shows the host receiving a logic 0 from the target HCS08 MCU. Because the host is asynchronous to the target MCU, there is a 0-to-1 cycle delay from the host-generated falling edge on BKGD to the start of the bit time as perceived by the target MCU. The host initiates the bit time but the target HCS08 finishes it. Because the target wants the host to receive a logic 0, it drives the BKGD pin low for 13 BDC clock cycles, then briefly drives it high to speed up the rising edge. The host samples the bit level about 10 cycles after starting the bit time.




Figure 17-4. BDM target-to-host serial bit timing (logic 0)

## 17.2.3 BDC commands

BDC commands are sent serially from a host computer to the BKGD pin of the target HCS08 MCU. All commands and data are sent MSB-first using a custom BDC communications protocol. Active background mode commands require that the target MCU is currently in the active background mode while non-intrusive commands may be issued at any time whether the target MCU is in active background mode or running a user application program.

The following table shows all HCS08 BDC commands, a shorthand description of their coding structure, and the meaning of each command.

## **Coding Structure Nomenclature**

This nomenclature is used in the following table to describe the coding structure of the BDC commands.

Commands begin with an 8-bit hexadecimal command code in the host-to-target direction (most significant bit first)

/ =separates parts of the command d=delay 16 target BDC clock cycles

AAAA = a 16-bit address in the host-to-target direction

RD = 8 bits of read data in the target-to-host direction

WD = 8 bits of write data in the host-to-target direction

RD16 = 16 bits of read data in the target-to-host direction

WD16 = 16 bits of write data in the host-to-target direction

SS = the contents of BDCSCR in the target-to-host direction (STATUS)

CC = 8 bits of write data for BDCSCR in the host-to-target direction (CONTROL)

RBKP = 16 bits of read data in the target-to-host direction (from BDCBKPT breakpoint register)

WBKP = 16 bits of write data in the host-to-target direction (for BDCBKPT breakpoint register)

Table 17-1. BDC command summary

Command mnemonic	Active BDM/ non-intrusive	Coding structure	Description
SYNC	Non-intrusive	N/A <sup>1</sup>	Request a timed reference pulse to determine target BDC communication speed
ACK_ENABLE	Non-intrusive	D5/d	Enable acknowledge protocol. Refer to Freescale document order no. HCS08RMv1/D.
ACK_DISABLE	Non-intrusive	D6/d	Disable acknowledge protocol. Refer to Freescale document order no. HCS08RMv1/D.
BACKGROUND	Non-intrusive	90/d	Enter active background mode if enabled (ignore if ENBDM bit equals 0)
READ_STATUS	Non-intrusive	E4/SS	Read BDC status from BDCSCR
WRITE_CONTROL	Non-intrusive	C4/CC	Write BDC controls in BDCSCR
READ_BYTE	Non-intrusive	E0/AAAA/d/RD	Read a byte from target memory
READ_BYTE_WS	Non-intrusive	E1/AAAA/d/SS/RD	Read a byte and report status
READ_LAST	Non-intrusive	E8/SS/RD	Re-read byte from address just read and report status
WRITE_BYTE	Non-intrusive	C0/AAAA/WD/d	Write a byte to target memory
WRITE_BYTE_WS	Non-intrusive	C1/AAAA/WD/d/SS	Write a byte and report status
READ_BKPT	Non-intrusive	E2/RBKP	Read BDCBKPT breakpoint register
WRITE_BKPT	Non-intrusive	C2/WBKP	Write BDCBKPT breakpoint register
GO	Active BDM	08/d	Go to execute the user application program starting at the address currently in the PC
TRACE1	Active BDM	10/d	Trace 1 user instruction at the address in the PC, then return to active background mode

Table continues on the next page...

Table 17-1. BDC command summary (continued)

Command mnemonic	Active BDM/ non-intrusive	Coding structure	Description
TAGGO	Active BDM	18/d	Same as GO but enable external tagging (HCS08 devices have no external tagging pin)
READ_A	Active BDM	68/d/RD	Read accumulator (A)
READ_CCR	Active BDM	69/d/RD	Read condition code register (CCR)
READ_PC	Active BDM	6B/d/RD16	Read program counter (PC)
READ_HX	Active BDM	6C/d/RD16	Read H and X register pair (H:X)
READ_SP	Active BDM	6F/d/RD16	Read stack pointer (SP)
READ_NEXT	Active BDM	70/d/RD	Increment H:X by one then read memory byte located at H:X
READ_NEXT_WS	Active BDM	71/d/SS/RD	Increment H:X by one then read memory byte located at H:X. Report status and data.
WRITE_A	Active BDM	48/WD/d	Write accumulator (A)
WRITE_CCR	Active BDM	49/WD/d	Write condition code register (CCR)
WRITE_PC	Active BDM	4B/WD16/d	Write program counter (PC)
WRITE_HX	Active BDM	4C/WD16/d	Write H and X register pair (H:X)
WRITE_SP	Active BDM	4F/WD16/d	Write stack pointer (SP)
WRITE_NEXT	Active BDM	50/WD/d	Increment H:X by one, then write memory byte located at H:X
WRITE_NEXT_WS	Active BDM	51/WD/d/SS	Increment H:X by one, then write memory byte located at H:X. Also report status.

<sup>1.</sup> The SYNC command is a special operation that does not have a command code.

The SYNC command is unlike other BDC commands because the host does not necessarily know the correct communications speed to use for BDC communications until after it has analyzed the response to the SYNC command.

To issue a SYNC command, the host:

- Drives the BKGD pin low for at least 128 cycles of the slowest possible BDC clock (The slowest clock is normally the reference oscillator/64 or the self-clocked rate/64.)
- Drives BKGD high for a brief speedup pulse to get a fast rise time (This speedup pulse is typically one cycle of the fastest clock in the system.)
- Removes all drive to the BKGD pin so it reverts to high impedance
- Monitors the BKGD pin for the sync response pulse

The target, upon detecting the SYNC request from the host (which is a much longer low time than would ever occur during normal BDC communications):

- Waits for BKGD to return to a logic high
- Delays 16 cycles to allow the host to stop driving the high speedup pulse
- Drives BKGD low for 128 BDC clock cycles
- Drives a 1-cycle high speedup pulse to force a fast rise time on BKGD
- Removes all drive to the BKGD pin so it reverts to high impedance

The host measures the low time of this 128-cycle sync response pulse and determines the correct speed for subsequent BDC communications. Typically, the host can determine the correct communication speed within a few percent of the actual target speed and the communication protocol can easily tolerate speed errors of several percent.

# 17.2.4 BDC hardware breakpoint

The BDC includes one relatively simple hardware breakpoint that compares the CPU address bus to a 16-bit match value in the BDCBKPT register. This breakpoint can generate a forced breakpoint or a tagged breakpoint. A forced breakpoint causes the CPU to enter active background mode at the first instruction boundary following any access to the breakpoint address. The tagged breakpoint causes the instruction opcode at the breakpoint address to be tagged so that the CPU will enter active background mode rather than executing that instruction if and when it reaches the end of the instruction queue. This implies that tagged breakpoints can be placed only at the address of an instruction opcode while forced breakpoints can be set at any address.

The breakpoint enable (BKPTEN) control bit in the BDC status and control register (BDCSCR) is used to enable the breakpoint logic (BKPTEN = 1). When BKPTEN = 0, its default value after reset, the breakpoint logic is disabled and no BDC breakpoints are requested regardless of the values in other BDC breakpoint registers and control bits. The force/tag select (FTS) control bit in BDCSCR is used to select forced (FTS = 1) or tagged (FTS = 0) type breakpoints.

The on-chip debug module (DBG) includes circuitry for two additional hardware breakpoints that are more flexible than the simple breakpoint in the BDC module.

# 17.3 On-chip debug system (DBG)

Because HCS08 devices do not have external address and data buses, the most important functions of an in-circuit emulator have been built onto the chip with the MCU. The debug system consists of an 8-stage FIFO that can store address or data bus information,

#### On-chip debug system (DBG)

and a flexible trigger system to decide when to capture bus information and what information to capture. The system relies on the single-wire background debug system to access debug control registers and to read results out of the eight stage FIFO.

The debug module includes control and status registers that are accessible in the user's memory map. These registers are located in the high register space to avoid using valuable direct page memory space.

Most of the debug module's functions are used during development, and user programs rarely access any of the control and status registers for the debug module. The one exception is that the debug system can provide the means to implement a form of ROM patching. This topic is discussed in greater detail in Hardware breakpoints.

# 17.3.1 Comparators A and B

Two 16-bit comparators (A and B) can optionally be qualified with the R/W signal and an opcode tracking circuit. Separate control bits allow you to ignore R/W for each comparator. The opcode tracking circuitry optionally allows you to specify that a trigger will occur only if the opcode at the specified address is actually executed as opposed to only being read from memory into the instruction queue. The comparators are also capable of magnitude comparisons to support the inside range and outside range trigger modes. Comparators are disabled temporarily during all BDC accesses.

The A comparator is always associated with the 16-bit CPU address. The B comparator compares to the CPU address or the 8-bit CPU data bus, depending on the trigger mode selected. Because the CPU data bus is separated into a read data bus and a write data bus, the RWAEN and RWA control bits have an additional purpose, in full address plus data comparisons they are used to decide which of these buses to use in the comparator B data bus comparisons. If RWAEN = 1 (enabled) and RWA = 0 (write), the CPU's write data bus is used. Otherwise, the CPU's read data bus is used.

The currently selected trigger mode determines what the debugger logic does when a comparator detects a qualified match condition. A match can cause:

- Generation of a breakpoint to the CPU
- Storage of data bus values into the FIFO
- Starting to store change-of-flow addresses into the FIFO (begin type trace)
- Stopping the storage of change-of-flow addresses into the FIFO (end type trace)

# 17.3.2 Bus capture information and FIFO operation

The usual way to use the FIFO is to setup the trigger mode and other control options, then arm the debugger. When the FIFO has filled or the debugger has stopped storing data into the FIFO, you would read the information out of it in the order it was stored into the FIFO. Status bits indicate the number of words of valid information that are in the FIFO as data is stored into it. If a trace run is manually halted by writing 0 to ARM before the FIFO is full (CNT = 1:0:0:0), the information is shifted by one position and the host must perform ((8 - CNT) - 1) dummy reads of the FIFO to advance it to the first significant entry in the FIFO.

In most trigger modes, the information stored in the FIFO consists of 16-bit change-of-flow addresses. In these cases, read DBGFH then DBGFL to get one coherent word of information out of the FIFO. Reading DBGFL (the low-order byte of the FIFO data port) causes the FIFO to shift so the next word of information is available at the FIFO data port. In the event-only trigger modes (see Trigger modes), 8-bit data information is stored into the FIFO. In these cases, the high-order half of the FIFO (DBGFH) is not used and data is read out of the FIFO by simply reading DBGFL. Each time DBGFL is read, the FIFO is shifted so the next data value is available through the FIFO data port at DBGFL.

In trigger modes where the FIFO is storing change-of-flow addresses, there is a delay between CPU addresses and the input side of the FIFO. Because of this delay, if the trigger event itself is a change-of-flow address or a change-of-flow address appears during the next two bus cycles after a trigger event starts the FIFO, it will not be saved into the FIFO. In the case of an end-trace, if the trigger event is a change-of-flow, it will be saved as the last change-of-flow entry for that debug run.

The FIFO can also be used to generate a profile of executed instruction addresses when the debugger is not armed. When ARM = 0, reading DBGFL causes the address of the most-recently fetched opcode to be saved in the FIFO. To use the profiling feature, a host debugger would read addresses out of the FIFO by reading DBGFH then DBGFL at regular periodic intervals. The first eight values would be discarded because they correspond to the eight DBGFL reads needed to initially fill the FIFO. Additional periodic reads of DBGFH and DBGFL return delayed information about executed instructions so the host debugger can develop a profile of executed instruction addresses.

# 17.3.3 Change-of-flow information

To minimize the amount of information stored in the FIFO, only information related to instructions that cause a change to the normal sequential execution of instructions is stored. With knowledge of the source and object code program stored in the target system, an external debugger system can reconstruct the path of execution through many instructions from the change-of-flow information stored in the FIFO.

For conditional branch instructions where the branch is taken (branch condition was true), the source address is stored (the address of the conditional branch opcode). Because BRA and BRN instructions are not conditional, these events do not cause change-of-flow information to be stored in the FIFO.

Indirect JMP and JSR instructions use the current contents of the H:X index register pair to determine the destination address, so the debug system stores the run-time destination address for any indirect JMP or JSR. For interrupts, RTI, or RTS, the destination address is stored in the FIFO as change-of-flow information.

## 17.3.4 Tag vs. force breakpoints and triggers

Tagging is a term that refers to identifying an instruction opcode as it is fetched into the instruction queue, but not taking any other action until and unless that instruction is actually executed by the CPU. This distinction is important because any change-of-flow from a jump, branch, subroutine call, or interrupt causes some instructions that have been fetched into the instruction queue to be thrown away without being executed.

A force-type breakpoint waits for the current instruction to finish and then acts upon the breakpoint request. The usual action in response to a breakpoint is to go to active background mode rather than continuing to the next instruction in the user application program.

The tag vs. force terminology is used in two contexts within the debug module. The first context refers to breakpoint requests from the debug module to the CPU. The second refers to match signals from the comparators to the debugger control logic. When a tagtype break request is sent to the CPU, a signal is entered into the instruction queue along with the opcode so that if/when this opcode ever executes, the CPU will effectively replace the tagged opcode with a BGND opcode so the CPU goes to active background mode rather than executing the tagged instruction. When the TRGSEL control bit in the DBGT register is set to select tag-type operation, the output from comparator A or B is qualified by a block of logic in the debug module that tracks opcodes and produces only a trigger to the debugger if the opcode at the compare address is actually executed. There is separate opcode tracking logic for each comparator so more than one compare event can be tracked through the instruction queue at a time.

# 17.3.5 Trigger modes

The trigger mode controls the overall behavior of a debug run. The 4-bit TRG field in the DBGT register selects one of nine trigger modes. When TRGSEL = 1 in the DBGT register, the output of the comparator must propagate through an opcode tracking circuit before triggering FIFO actions. The BEGIN bit in DBGT chooses whether the FIFO begins storing data when the qualified trigger is detected (begin trace), or the FIFO stores data in a circular fashion from the time it is armed until the qualified trigger is detected (end trigger).

A debug run is started by writing a 1 to the ARM bit in the DBGC register, which sets the ARMF flag and clears the AF and BF flags and the CNT bits in DBGS. A begin-trace debug run ends when the FIFO gets full. An end-trace run ends when the selected trigger event occurs. Any debug run can be stopped manually by writing a 0 to ARM or DBGEN in DBGC.

In all trigger modes except event-only modes, the FIFO stores change-of-flow addresses. In event-only trigger modes, the FIFO stores data in the low-order eight bits of the FIFO.

The BEGIN control bit is ignored in event-only trigger modes and all such debug runs are begin type traces. When TRGSEL = 1 to select opcode fetch triggers, it is not necessary to use R/W in comparisons because opcode tags would apply only to opcode fetches that are always read cycles. It would also be unusual to specify TRGSEL = 1 while using a full mode trigger because the opcode value is normally known at a particular address.

The following trigger mode descriptions state only the primary comparator conditions that lead to a trigger. Either comparator can usually be further qualified with R/W by setting RWAEN (RWBEN) and the corresponding RWA (RWB) value to be matched against R/W. The signal from the comparator with optional R/W qualification is used to request a CPU breakpoint if BRKEN = 1 and TAG determines whether the CPU request will be a tag request or a force request.

**A-Only**- Trigger when the address matches the value in comparator A

**A OR B-** Trigger when the address matches either the value in comparator A or the value in comparator B

**A Then B-** Trigger when the address matches the value in comparator B but only after the address for another cycle matched the value in comparator A. There can be any number of cycles after the A match and before the B match.

On-chip debug system (DBG)

**A AND B Data (Full Mode)** This is called a full mode because address, data, and R/W (optionally) must match within the same bus cycle to cause a trigger event. Comparator A checks address, the low byte of comparator B checks data, and R/W is checked against RWA if RWAEN = 1. The high-order half of comparator B is not used.

In full trigger modes it is not useful to specify a tag-type CPU breakpoint (BRKEN = TAG = 1), but if you do, the comparator B data match is ignored for the purpose of issuing the tag request to the CPU and the CPU breakpoint is issued when the comparator A address matches.

**A AND NOT B Data (Full Mode)** Address must match comparator A, data must not match the low half of comparator B, and R/W must match RWA if RWAEN = 1. All three conditions must be met within the same bus cycle to cause a trigger.

In full trigger modes it is not useful to specify a tag-type CPU breakpoint (BRKEN = TAG = 1), but if you do, the comparator B data match is ignored for the purpose of issuing the tag request to the CPU and the CPU breakpoint is issued when the comparator A address matches.

**Event-Only B** (Store Data) Trigger events occur each time the address matches the value in comparator B. Trigger events cause the data to be captured into the FIFO. The debug run ends when the FIFO becomes full.

A Then Event-Only B (Store Data) After the address has matched the value in comparator A, a trigger event occurs each time the address matches the value in comparator B. Trigger events cause the data to be captured into the FIFO. The debug run ends when the FIFO becomes full.

**Inside Range** ( $A \le Address \le B$ ) A trigger occurs when the address is greater than or equal to the value in comparator A and less than or equal to the value in comparator B at the same time.

Outside Range (Address < A or Address > B)- A trigger occurs when the address is either less than the value in comparator A or greater than the value in comparator B.

## 17.3.6 Hardware breakpoints

The BRKEN control bit in the DBGC register may be set to 1 to allow any of the trigger conditions described in Trigger modes to be used to generate a hardware breakpoint request to the CPU. TAG in DBGC controls whether the breakpoint request will be treated as a tag-type breakpoint or a force-type breakpoint. A tag breakpoint causes the current opcode to be marked as it enters the instruction queue. If a tagged opcode reaches

the end of the pipe, the CPU executes a BGND instruction to go to active background mode rather than executing the tagged opcode. A force-type breakpoint causes the CPU to finish the current instruction and then go to active background mode.

If the background mode has not been enabled (ENBDM = 1) by a serial WRITE\_CONTROL command through the BKGD pin, the CPU will execute an SWI instruction instead of going to active background mode.

# 17.4 Memory map and register description

This section contains the descriptions of the BDCand DBG registers and control bits. Refer to the high-page register summary in the device overview chapter of this data sheet for the absolute address assignments for all DBG registers. This section refers to registers and control bits only by their names. A Freescale-provided equate or header file is used to translate these names into the appropriate absolute addresses.

## **BDC** memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/ page
0	BDC Status and Control Register (BDC_SCR)	8	R/W	00h	17.4.1/331
1	BDC Breakpoint Match Register: High (BDC_BKPTH)	8	R/W	00h	17.4.2/333
2	BDC Breakpoint Register: Low (BDC_BKPTL)	8	R/W	00h	17.4.3/334
3	System Background Debug Force Reset Register (BDC_SBDFR)	8	W (always reads 0)	00h	17.4.4/334

## 17.4.1 BDC Status and Control Register (BDC\_SCR)

This register can be read or written by serial BDC commands (READ\_STATUS and WRITE\_CONTROL) but is not accessible to user programs because it is not located in the normal memory map of the MCU.

#### NOTE

The reset values shown in the register figure are those in the normal reset conditions. If the MCU is reset in BDM, ENBDM, BDMACT, CLKSW will be reset to 1 and others all be to 0.

#### Memory map and register description

Address: 0h base + 0h offset = 0h

Bit 3 2 1 0 **BDMACT** WS WSF DVF Read **ENBDM BKPTEN** FTS CLKSW Write Reset 0 0 0 0 0 0 0 0

## **BDC\_SCR** field descriptions

Field	Description
7	Enable BDM (Permit Active Background Mode)
ENBDM	Typically, this bit is written to 1 by the debug host shortly after the beginning of a debug session or whenever the debug host resets the target and remains 1 until a normal reset clears it.
	0 BDM cannot be made active (non-intrusive commands still allowed).
	1 BDM can be made active to allow active background mode commands.
6 BDMACT	Background Mode Active Status  This is a read-only status bit.
	<ul><li>0 BDM not active (user application program running).</li><li>1 BDM active and waiting for serial commands.</li></ul>
5	BDC Breakpoint Enable
BKPTEN	
	If this bit is clear, the BDC breakpoint is disabled and the FTS (force tag select) control bit and BDCBKPT match register are ignored.
	0 BDC breakpoint disabled.
	1 BDC breakpoint enabled.
4 FTS	Force/Tag Select
110	When FTS = 1, a breakpoint is requested whenever the CPU address bus matches the BDCBKPT match register. When FTS = 0, a match between the CPU address bus and the BDCBKPT register causes the fetched opcode to be tagged. If this tagged opcode ever reaches the end of the instruction queue, the CPU enters active background mode rather than executing the tagged opcode.
	O Tag opcode at breakpoint address and enter active background mode if CPU attempts to execute that instruction
	1 Breakpoint match forces active background mode at next instruction boundary (address need not be an opcode)
3	Select Source for BDC Communications Clock
CLKSW	CLKSW defaults to 0, which selects the alternate BDC clock source.
	0 Alternate BDC clock source.
	1 MCU bus clock.
2 WS	Wait or Stop Status
	When the target CPU is in wait or stop mode, most BDC commands cannot function. However, the BACKGROUND command can be used to force the target CPU out of wait or stop and into active background mode where all BDC commands work. Whenever the host forces the target MCU into active background mode, the host should issue a READ_STATUS command to check that BDMACT = 1 before attempting other BDC commands.

Table continues on the next page...


## **BDC\_SCR** field descriptions (continued)

Field	Description		
	O Target CPU is running user application code or in active background mode (was not in wait or stop mode when background became active).		
	1 Target CPU is in wait or stop mode, or a BACKGROUND command was used to change from wait or stop to active background mode.		
1	Wait or Stop Failure Status		
WSF	This status bit is set if a memory access command failed due to the target CPU executing a wait or stop instruction at or about the same time. The usual recovery strategy is to issue a BACKGROUND command to get out of wait or stop mode into active background mode, repeat the command that failed, then return to the user program. (Typically, the host would restore CPU registers and stack values and re-execute the wait or stop instruction.)		
	0 Memory access did not conflict with a wait or stop instruction.		
	Memory access command failed because the CPU entered wait or stop mode.		
0 DVF	Data Valid Failure Status		
	0 Memory access did not conflict with a slow memory access		
	1 Memory access command failed because CPU was not finished with a slow memory access.		

## 17.4.2 BDC Breakpoint Match Register: High (BDC\_BKPTH)

This register, together with BDC\_BKPTL, holds the address for the hardware breakpoint in the BDC. The BKPTEN and FTS control bits in BDCSCR are used to enable and configure the breakpoint logic. Dedicated serial BDC commands (READ\_BKPT and WRITE\_BKPT) are used to read and write the BDCBKPT register but is not accessible to user programs because it is not located in the normal memory map of the MCU. Breakpoints are normally set while the target MCU is in active background mode before running the user application program.






## **BDC\_BKPTH** field descriptions

Field	Description
7–0 A[15:8]	High 8-bit of hardware breakpoint address.

## 17.4.3 BDC Breakpoint Register: Low (BDC\_BKPTL)


BDC\_BKPTH and BDC\_BKPTL registers hold the address for the hardware breakpoint in the BDC. The BDC\_SCR[FTS] and BDC\_SCR[BKPTEN] bits are used to enable and configure the breakpoint logic. Dedicated serial BDC commands (READ\_BKPT and WRITE\_BKPT) are used to read and write the BDC\_BKPTH and BDC\_BKPTL register. Breakpoints are normally set while the target MCU is in background debug mode before running the user application program. However, since READ\_BKPT and WRITE\_BKPT are foreground commands, they could be executed even while the user program is running.



Field	Description
7–0 A[7:0]	Low 8-bit of hardware breakpoint address.

# 17.4.4 System Background Debug Force Reset Register (BDC\_SBDFR)

This register contains a single write-only control bit. A serial background mode command such as WRITE\_BYTE must be used to write to SBDFR. Attempts to write this register from a user program are ignored. Reads always return 0x00.



Field	Description
7–1 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
0 BDFR	Background Debug Force Reset

Table continues on the next page...

# **BDC\_SBDFR** field descriptions (continued)

Field	Description
	A serial active background mode command such as WRITE_BYTE allows an external debug host to force a target system reset. Writing 1 to this bit forces an MCU reset. This bit cannot be written from a user program.



# Chapter 18 Debug module (DBG)

## 18.1 Introduction

The DBG module implements an on-chip ICE (in-circuit emulation) system and allows non-intrusive debug of application software by providing an on-chip trace buffer with flexible triggering capability. The trigger also can provide extended breakpoint capacity. The on-chip ICE system is optimized for the S08CPUV6 8-bit architecture and supports 2 M bytes of memory space.

## **18.1.1 Features**

The on-chip ICE system includes these distinctive features:

- Three comparators (A, B, and C) with ability to match addresses in 64 KB space
  - Dual mode, Comparators A and B used to compare addresses
  - Full mode, Comparator A compares address and Comparator B compares data
  - Can be used as triggers and/or breakpoints
  - Comparator C can be used as a normal hardware breakpoint
  - Loop1 capture mode, Comparator C is used to track most recent COF event captured into FIFO
- Tag and Force type breakpoints
- Nine trigger modes
  - A
  - A Or B
  - A then B
  - A and B, where B is data (full mode)
  - A and not B, where B is data (full mode)
  - Event only B, store data
  - A then event only B, store data
  - Inside range,  $A \le address \le B$
  - Outside range, address < A or address > B

#### Introduction

- FIFO for storing change of flow information and event only data
  - Source address of conditional branches taken
  - Destination address of indirect JMP and JSR instruction
  - Destination address of interrupts, RTI, RTC, and RTS instruction
  - Data associated with Event B trigger modes
- Ability to End-trace until reset and begin-trace from reset

# 18.1.2 Modes of operation

The on-chip ICE system can be enabled in all MCU functional modes. The DBG module is disabled if the MCU is secure. The DBG module comparators are disabled when executing a Background Debug Mode (BDM) command.

# 18.1.3 Block diagram

The following figure shows the structure of the DBG module.

339




Figure 18-1. DBG block diagram

# 18.2 Signal description

The DBG module contains no external signals.

# 18.3 Memory map and registers

This section provides a detailed description of all DBG registers accessible to the end user.

## **DBG** memory map


Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/ page
3010	Debug Comparator A High Register (DBG_CAH)	8	R/W	FFh	18.3.1/340
3011	Debug Comparator A Low Register (DBG_CAL)	8	R/W	FEh	18.3.2/341
3012	Debug Comparator B High Register (DBG_CBH)	8	R/W	00h	18.3.3/342
3013	Debug Comparator B Low Register (DBG_CBL)	8	R/W	00h	18.3.4/342
3014	Debug Comparator C High Register (DBG_CCH)	8	R/W	00h	18.3.5/343
3015	Debug Comparator C Low Register (DBG_CCL)	8	R/W	00h	18.3.6/344
3016	Debug FIFO High Register (DBG_FH)	8	R	00h	18.3.7/344
3017	Debug FIFO Low Register (DBG_FL)	8	R	00h	18.3.8/345
3018	Debug Comparator A Extension Register (DBG_CAX)	8	R/W	00h	18.3.9/346
3019	Debug Comparator B Extension Register (DBG_CBX)	8	R/W	00h	18.3.10/347
301A	Debug Comparator C Extension Register (DBG_CCX)	8	R/W	00h	18.3.11/348
301B	Debug FIFO Extended Information Register (DBG_FX)	8	R	00h	18.3.12/349
301C	Debug Control Register (DBG_C)	8	R/W	C0h	18.3.13/349
301D	Debug Trigger Register (DBG_T)	8	R/W	40h	18.3.14/350
301E	Debug Status Register (DBG_S)	8	R	01h	18.3.15/352
301F	Debug Count Status Register (DBG_CNT)	8	R	00h	18.3.16/353

# 18.3.1 Debug Comparator A High Register (DBG\_CAH)

#### **NOTE**

All the bits in this register reset to 1 in POR or non-end-run reset. The bits are undefined in end-run reset. In the case of an end-trace to reset where DBGEN = 1 and BEGIN = 0, the bits in this register do not change after reset.

Address: 3010h base + 0h offset = 3010h



## **DBG\_CAH** field descriptions

Field	Description
	Comparator A High Compare Bits
CA[15:8]	The Comparator A High compare bits control whether Comparator A will compare the address bus bits
	[15:8] to a logic 1 or logic 0.

#### S9S08RNA4 Reference Manual, Rev. 2, 4/2013


## **DBG\_CAH** field descriptions (continued)


Field	Description
	0 Compare corresponding address bit to a logic 0.
	1 Compare corresponding address bit to a logic 1.

## 18.3.2 Debug Comparator A Low Register (DBG\_CAL)

## **NOTE**

All the bits in this register reset to 1 in POR or non-end-run reset. The bits are undefined in end-run reset. In the case of an end-trace to reset where DBGEN = 1 and BEGIN = 0, the bits in this register do not change after reset.





## **DBG\_CAL** field descriptions


Field	Description
CA[7:0]	Comparator A Low  The Comparator A Low compare bits control whether Comparator A will compare the address bus bits [7:0] to a logic 1 or logic 0.
	<ul><li>Compare corresponding address bit to a logic 0.</li><li>Compare corresponding address bit to a logic 1.</li></ul>

## 18.3.3 Debug Comparator B High Register (DBG\_CBH)

#### NOTE

All the bits in this register reset to 0 in POR or non-end-run reset. The bits are undefined in end-run reset. In the case of an end-trace to reset where DBGEN = 1 and BEGIN = 0, the bits in this register do not change after reset.

Address: 3010h base + 2h offset = 3012h



#### **DBG\_CBH** field descriptions


Field	Description
CB[15:8]	Comparator B High Compare Bits  The Comparator B High compare bits control whether Comparator B will compare the address bus bits [15:8] to a logic 1 or logic 0.Not used in full mode.
	<ul><li>Compare corresponding address bit to a logic 0.</li><li>Compare corresponding address bit to a logic 1.</li></ul>

## 18.3.4 Debug Comparator B Low Register (DBG\_CBL)

#### NOTE

All the bits in this register reset to 0 in POR or non-end-run reset. The bits are undefined in end-run reset. In the case of an end-trace to reset where DBGEN = 1 and BEGIN = 0, the bits in this register do not change after reset.

Address: 3010h base + 3h offset = 3013h



S9S08RNA4 Reference Manual, Rev. 2, 4/2013

## **DBG\_CBL** field descriptions


Field	Description		
7–0 CB[7:0]	Comparator B Low		
02[/:0]	The Comparator B Low compare bits control whether Comparator B will compare the address bus bits [7:0] to a logic 1 or logic 0.		
	<ul><li>Compare corresponding address bit to a logic 0.</li><li>Compare corresponding address bit to a logic 1.</li></ul>		

## 18.3.5 Debug Comparator C High Register (DBG\_CCH)

### **NOTE**

All the bits in this register reset to 0 in POR or non-end-run reset. The bits are undefined in end-run reset. In the case of an end-trace to reset where DBGEN = 1 and BEGIN = 0, the bits in this register do not change after reset.

Address: 3010h base + 4h offset = 3014h




## **DBG\_CCH** field descriptions


Field	Description		
7–0 CC[15:8]	Comparator C High Compare Bits		
	The Comparator C High compare bits control whether Comparator C will compare the address bus bits [15:8] to a logic 1 or logic 0.		
	0 Compare corresponding address bit to a logic 0.		
	1 Compare corresponding address bit to a logic 1.		

## 18.3.6 Debug Comparator C Low Register (DBG\_CCL)

#### NOTE

All the bits in this register reset to 0 in POR or non-end-run reset. The bits are undefined in end-run reset. In the case of an end-trace to reset where DBGEN = 1 and BEGIN = 0, the bits in this register do not change after reset.





## **DBG\_CCL** field descriptions


Field	Description		
CC[7:0]	Comparator C Low  The Comparator C Low compare bits control whether Comparator C will compare the address bus bits [7:0] to a logic 1 or logic 0.		
	<ul><li>Compare corresponding address bit to a logic 0.</li><li>Compare corresponding address bit to a logic 1.</li></ul>		

# 18.3.7 Debug FIFO High Register (DBG\_FH)

#### NOTE

All the bits in this register reset to 0 in POR or non-end-run reset. The bits are undefined in end-run reset. In the case of an end-trace to reset where DBGEN = 1 and BEGIN = 0, the bits in this register do not change after reset.

#### Address: 3010h base + 6h offset = 3016h



S9S08RNA4 Reference Manual, Rev. 2, 4/2013


## **DBG\_FH** field descriptions


Field	Description
7–0 F[15:8]	FIFO High Data Bits
	The FIFO High data bits provide access to bits [15:8] of data in the FIFO. This register is not used in event only modes and will read a \$00 for valid FIFO words.

# 18.3.8 Debug FIFO Low Register (DBG\_FL)

### **NOTE**

All the bits in this register reset to 0 in POR or non-end-run reset. The bits are undefined in end-run reset. In the case of an end-trace to reset where DBGEN = 1 and BEGIN = 0, the bits in this register do not change after reset.






## **DBG\_FL** field descriptions


Field	Description
7–0	FIFO Low Data Bits
F[7:0]	
	The FIFO Low data bits contain the least significant byte of data in the FIFO. When reading FIFO words, read DBGFX and DBGFH before reading DBGFL because reading DBGFL causes the FIFO pointers to advance to the next FIFO location. In event-only modes, there is no useful information in DBGFX and DBGFH so it is not necessary to read them before reading DBGFL.

# 18.3.9 Debug Comparator A Extension Register (DBG\_CAX)

#### NOTE

All the bits in this register reset to 0 in POR or non-end-run reset. The bits are undefined in end-run reset. In the case of an end-trace to reset where DBGEN = 1 and BEGIN = 0, the bits in this register do not change after reset.






## **DBG\_CAX** field descriptions


Field	Description			
7 RWAEN	Read/Write Comparator A Enable Bit			
11171211	The RWAEN bit controls whether read or write comparison is enabled for Comparator A.			
	0 Read/Write is not used in comparison.			
	1 Read/Write is used in comparison.			
6	Read/Write Comparator A Value Bit			
RWA	The RWA bit controls whether read or write is used in compare for Comparator A. The RWA bit is not used if RWAEN = 0.			
	0 Write cycle will be matched.			
	1 Read cycle will be matched.			
5–0	This field is reserved.			
Reserved	This read-only field is reserved and always has the value 0.			

# 18.3.10 Debug Comparator B Extension Register (DBG\_CBX)

#### NOTE

All the bits in this register reset to 0 in POR or non-end-run reset. The bits are undefined in end-run reset. In the case of an end-trace to reset where DBGEN = 1 and BEGIN = 0, the bits in this register do not change after reset.






## **DBG\_CBX** field descriptions


Field	Description			
7 RWBEN	Read/Write Comparator B Enable Bit			
	The RWBEN bit controls whether read or write comparison is enabled for Comparator B. In full modes, RWAEN and RWA are used to control comparison of R/W and RWBEN is ignored.			
	0 Read/Write is not used in comparison.			
	1 Read/Write is used in comparison.			
6 RWB	Read/Write Comparator B Value Bit			
	The RWB bit controls whether read or write is used in compare for Comparator B. The RWB bit is not used if RWBEN = 0.In full modes, RWAEN and RWA are used to control comparison of R/W and RWB is ignored.			
	0 Write cycle will be matched.			
	1 Read cycle will be matched.			
5–0	This field is reserved.			
Reserved	This read-only field is reserved and always has the value 0.			

# 18.3.11 Debug Comparator C Extension Register (DBG\_CCX)

#### NOTE

All the bits in this register reset to 0 in POR or non-end-run reset. The bits are undefined in end-run reset. In the case of an end-trace to reset where DBGEN = 1 and BEGIN = 0, the bits in this register do not change after reset.






## **DBG\_CCX** field descriptions


Field	Description			
7 RWCEN	Read/Write Comparator C Enable Bit			
	The RWCEN bit controls whether read or write comparison is enabled for Comparator C.			
	0 Read/Write is not used in comparison.			
	1 Read/Write is used in comparison.			
6 RWC	Read/Write Comparator C Value Bit			
	The RWC bit controls whether read or write is used in compare for Comparator C. The RWC bit is not used if RWCEN = 0.			
	0 Write cycle will be matched.			
	1 Read cycle will be matched.			
5–0	This field is reserved.			
Reserved	This read-only field is reserved and always has the value 0.			

# 18.3.12 Debug FIFO Extended Information Register (DBG\_FX)

#### NOTE

All the bits in this register reset to 0 in POR or non-end-run reset. The bits are undefined in end-run reset. In the case of an end-trace to reset where DBGEN = 1 and BEGIN = 0, the bits in this register do not change after reset.






## **DBG\_FX field descriptions**

Field	Description			
7	PPAGE Access Indicator Bit			
PPACC	This bit indicates whether the captured information in the current FIFO word is associated with an extended access through the PPAGE mechanism or not. This is indicated by the internal signal mmu_ppage_sel which is 1 when the access is through the PPAGE mechanism.  O The information in the corresponding FIFO word is event-only data or an unpaged 17-bit CPU address with bit-16 = 0.  The information in the corresponding FIFO word is a 17-bit flash address with PPAGE[2:0] in the three			
	most significant bits and CPU address[13:0] in the 14 least significant bits.			
6–1 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.			
0 Bit16	Extended Address Bit 16  This bit is the most significant bit of the 17-bit core address.			

# 18.3.13 Debug Control Register (DBG\_C)

Address: 3010h base + Ch offset = 301Ch



#### S9S08RNA4 Reference Manual, Rev. 2, 4/2013

## **DBG\_C** field descriptions

Field	Description
7 DBGEN	DBG Module Enable Bit  The DBGEN bit enables the DBG module. The DBGEN bit is forced to zero and cannot be set if the MCU is secure.
	<ul><li>DBG not enabled.</li><li>DBG enabled.</li></ul>
6 ARM	Arm Bit  The ARM bit controls whether the debugger is comparing and storing data in FIFO.  0 Debugger not armed.  1 Debugger armed.
5 TAG	Tag or Force Bit  The TAG bit controls whether a debugger or comparator C breakpoint will be requested as a tag or force breakpoint to the CPU. The TAG bit is not used if BRKEN = 0.  0 Force request selected. 1 Tag request selected.
4 BRKEN	Break Enable Bit  The BRKEN bit controls whether the debugger will request a breakpoint to the CPU at the end of a trace run, and whether comparator C will request a breakpoint to the CPU.  O CPU break request not enabled.  CPU break request enabled.
3–1 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
0 LOOP1	Select LOOP1 Capture Mode  This bit selects either normal capture mode or LOOP1 capture mode. LOOP1 is not used in event-only modes.
	<ul> <li>Normal operation - capture COF events into the capture buffer FIFO.</li> <li>LOOP1 capture mode enabled. When the conditions are met to store a COF value into the FIFO, compare the current COF address with the address in comparator C. If these addresses match, override the FIFO capture and do not increment the FIFO count. If the address does not match comparator C, capture the COF address, including the PPACC indicator, into the FIFO and into comparator C</li> </ul>

# 18.3.14 Debug Trigger Register (DBG\_T)

## **NOTE**


The figure shows the values in POR or non-end-run reset. All the bits are undefined in end-run reset. In the case of an end-trace to reset where DBGEN=1 and BEGIN=0, the ARM and BRKEN bits are cleared but the remaining control bits in this register do not change after reset.

#### S9S08RNA4 Reference Manual, Rev. 2, 4/2013

# **NOTE**

The DBG trigger register (DBGT) can not be changed unless ARM=0.

Address: 3010h base + Dh offset = 301Dh




## **DBG\_T field descriptions**


Field		Description		
7 TRGSEL	Trigger Selection Bit			
	The TRGSE	L bit controls the triggering condition for the comparators.		
	0 Trigger	on any compare address access.		
	1 Trigger i	if opcode at compare address is execute.		
6 BEGIN	Begin/End Trigger Bit			
	The BEGIN	bit controls whether the trigger begins or ends storing of data in FIFO.		
	0 Trigger	at end of stored data.		
	1 Trigger I	before storing data.		
5–4	1	This field is reserved.		
Reserved	This read-only field is reserved and always has the value 0.			
3–0 TRG	Trigger Mode Bits			
	The TRG bit	s select the trigger mode of the DBG module.		
	0000 A only.			
	0001	A or B.		
	0010	A then B.		
	0011	Event only B.		
	0100	A then event only B.		
	0101	A and B (full mode).		
	0110	A and not B (full mode).		
	0111	Inside range.		
	1000	Outside range.		
	1001-1111	No trigger.		

# 18.3.15 Debug Status Register (DBG\_S)

### **NOTE**

The figure shows the values in POR or non-end-run reset. The bits of AF, BF and CF are undefined and ARMF is reset to 0 in end-run reset. In the case of an end-trace to reset where DBGEN=1 and BEGIN=0, ARMF gets cleared by reset but AF, BF, and CF do not change after reset.






## **DBG\_S field descriptions**


Field	ld Description		
7 AF	Trigger A Match Bit		
	The AF bit indicates if Trigger A match condition was met since arming.		
	0 Comparator A did not match.		
	1 Comparator A match.		
6 BF	Trigger B Match Bit		
	The BF bit indicates if Trigger B match condition was met since arming.		
	0 Comparator B did not match.		
	1 Comparator B match.		
5	Trigger C Match Bit		
CF	The CF bit indicates if Trigger C match condition was met since arming.		
	0 Comparator C did not match.		
	1 Comparator C match.		
4–1	This field is reserved.		
Reserved This read-only field is reserved and always has the value 0.			
0 ARMF	Arm Flag Bit		
Anivir	The ARMF bit indicates whether the debugger is waiting for trigger or waiting for the FIFO to fill. While DBGEN = 1, this status bit is a read-only image of the ARM bit in DBGC.		
	0 Debugger not armed.		
	1 Debugger armed.		

# 18.3.16 Debug Count Status Register (DBG\_CNT)

### **NOTE**

All the bits in this register reset to 0 in POR or non-end-run reset. The bits are undefined in end-run reset. In the case of an end-trace to reset where DBGEN = 1 and BEGIN = 0, the CNT[3:0] bits do not change after reset.





## **DBG\_CNT** field descriptions

Field	Description				
7–4	This field is reserved.				
Reserved	This read-only field is reserved and always has the value 0.				
3–0 CNT	FIFO Valid Count Bitss				
CINT	The CNT bits indicate the amount of valid data stored in the FIFO. Table 1-20 shows the correlation between the CNT bits and the amount of valid data in FIFO. The CNT will stop after a count to eight even if more data is being stored in the FIFO. The CNT bits are cleared when the DBG module is armed, and the count is incremented each time a new word is captured into the FIFO. The host development system is responsible for checking the value in CNT[3:0] and reading the correct number of words from the FIFO because the count does not decrement as data is read out of the FIFO at the end of a trace run.  O000 No data valid.  O010 2 words valid.  O010 3 words valid.  O110 5 words valid.  O110 6 words valid.				
	0111 7 words valid. 1000 8 words valid.				

# 18.4 Functional description

This section provides a complete functional description of the on-chip ICE system. The DBG module is enabled by setting the DBG\_C[DBGEN] bit. Enabling the module allows the arming, triggering and storing of data in the FIFO. The DBG module is made up of three main blocks, the comparators, trigger break control logic and the FIFO.

# 18.4.1 Comparator

The DBG module contains three comparators, A, B, and C. Comparator A compares the core address bus with the address stored in the DBG\_CAH and DBG\_CAL registers. Comparator B compares the core address bus with the address stored in the DBG\_CBH and DBG\_CBL registers except in full mode, where it compares the data buses to the data stored in the DBG\_CBL register. Comparator C compares the core address bus with the address stored in the DBG\_CCH and DBG\_CCL registers. Matches on comparators A, B, and C are signaled to the trigger break control (TBC) block.

## 18.4.1.1 RWA and RWAEN in full modes

In full modes ("A And B" and "A And Not B") DBG\_CAX[RWAEN and DBG\_CAX[RWA] are used to select read or write comparisons for both comparators A and B. To select write comparisons and the write data bus in Full Modes set DBG\_CAX[RWAEN] = 1 and DBG\_CAX[RWA] = 0, otherwise read comparisons and the read data bus will be selected. The DBG\_CBX[RWBEN] and DBG\_CBX[RWB] bits are not used and will be ignored in full modes.

## 18.4.1.2 Comparator C in loop1 capture mode

Normally comparator C is used as a third hardware breakpoint and is not involved in the trigger logic for the on-chip ICE system. In this mode, it compares the core address bus with the address stored in the DBG\_CCX, DBG\_CCH, and DBG\_CCL registers. However, in loop1 capture mode, comparator C is managed by logic in the DBG module to track the address of the most recent change-of-flow event that was captured into the FIFO buffer. In loop1 capture mode, comparator C is not available for use as a normal hardware breakpoint.

When the DBG\_C[ARM] and DBG\_C[DBGEN] bits are set to one in loop1 capture mode, comparator C value registers are cleared to prevent the previous contents of these registers from interfering with the loop1 capture mode operation. When a COF event is detected, the address of the event is compared to the contents of the DBG\_CCH and DBG\_CCL registers to determine whether it is the same as the previous COF entry in the capture FIFO. If the values match, the capture is inhibited to prevent the FIFO from filling up with duplicate entries. If the values do not match, the COF event is captured into the FIFO and the DBG\_CCH and DBG\_CCL registers are updated to reflect the address of the captured COF event.

## 18.4.2 Breakpoints

A breakpoint request to the CPU at the end of a trace run can be created if the DBG\_C[BRKEN] bit is set. The value of the DBG\_T[BEGIN] bit determines when the breakpoint request to the CPU will occur. If the DBG\_T[BEGIN] bit is set, begin-trigger is selected and the breakpoint request will not occur until the FIFO is filled with 8 words. If the DBG\_T[BEGIN] bit is cleared, end-trigger is selected and the breakpoint request will occur immediately at the trigger cycle.

When traditional hardware breakpoints from comparators A or B are desired, set  $DBG_T[BEGIN] = 0$  to select an end-trace run and set the trigger mode to either 0x0 (A-only) or 0x1 (A OR B) mode.

There are two types of breakpoint requests supported by the DBG module, tag-type and force-type. Tagged breakpoints are associated with opcode addresses and allow breaking just before a specific instruction executes. Force breakpoints are not associated with opcode addresses. The DBG\_C[TAG] bit determines whether CPU breakpoint requests will be a tag-type or force-type breakpoints. When DBG\_C[TAG] = 0, a force-type breakpoint is requested and it will take effect at the next instruction boundary after the request. When DBG\_C[TAG] = 1, a tag-type breakpoint is registered into the instruction queue and the CPU will break if/when this tag reaches the head of the instruction queue and the tagged instruction is about to be executed.

## 18.4.2.1 Hardware breakpoints

Comparators A, B, and C can be used as three traditional hardware breakpoints whether the on-chip ICE real-time capture function is required or not. To use any breakpoint or trace run capture functions set DBG\_C[DBGEN] = 1. DBG\_C[BRKEN] and DBG\_C[TAG] affect all three comparators. When DBG\_C[BRKEN] = 0, no CPU breakpoints are enabled. When DBG\_C[BRKEN] = 1, CPU breakpoints are enabled and the DBG\_C[TAG] bit determines whether the breakpoints will be tag-type or force-type

#### **Functional description**

breakpoints. To use comparators A and B as hardware breakpoints, set  $DBG_T = 0x81$  for tag-type breakpoints and 0x01 for force-type breakpoints. This sets up an end-type trace with trigger mode "A OR B".

Comparator C is not involved in the trigger logic for the on-chip ICE system.

## 18.4.3 Trigger selection

The DBG\_T[TRGSEL] bit is used to determine the triggering condition of the on-chip ICE system. DBG\_T[TRGSEL] applies to both trigger A and B except in the event only trigger modes. By setting the DBG\_T[TRGSEL] bit, the comparators will qualify a match with the output of opcode tracking logic. The opcode tracking logic is internal to each comparator and determines whether the CPU executed the opcode at the compare address. With the DBG\_T[TRGSEL] bit cleared a comparator match is all that is necessary for a trigger condition to be met.

#### NOTE

If the DBG\_T[TRGSEL] is set, the address stored in the comparator match address registers must be an opcode address for the trigger to occur.

# 18.4.4 Trigger break control (TBC)

The TBC is the main controller for the DBG module. Its function is to decide whether data should be stored in the FIFO based on the trigger mode and the match signals from the comparator. The TBC also determines whether a request to break the CPU should occur.

The DBG\_C[TAG] bit controls whether CPU breakpoints are treated as tag-type or force-type breakpoints. The DBG\_T[TRGSEL] bit controls whether a comparator A or B match is further qualified by opcode tracking logic. Each comparator has a separate circuit to track opcodes because the comparators could correspond to separate instructions that could be propagating through the instruction queue at the same time.

In end-type trace runs (DBG\_T[BEGIN] = 0), when the comparator registers match, including the optional R/W match, this signal goes to the CPU break logic where DBG\_C[BRKEN] determines whether a CPU break is requested and the DBG\_C[TAG] control bit determines whether the CPU break will be a tag-type or force-type breakpoint. When DBG\_T[TRGSEL] is set, the R/W qualified comparator match signal also passes through the opcode tracking logic. If/when it propagates through this logic, it will cause a

trigger to the ICE logic to begin or end capturing information into the FIFO. In the case of an end-type (DBG\_T[BEGIN] = 0) trace run, the qualified comparator signal stops the FIFO from capturing any more information.

If a CPU breakpoint is also enabled, you would want DBG\_C[TAG] and DBG\_T[TRGSEL] to agree so that the CPU break occurs at the same place in the application program as the FIFO stopped capturing information. If DBG\_T[TRGSEL] was 0 and DBG\_C[TAG] was 1 in an end-type trace run, the FIFO would stop capturing as soon as the comparator address matched, but the CPU would continue running until a TAG signal could propagate through the CPUs instruction queue, which could take a long time in the case where changes of flow caused the instruction queue to be flushed. If DBG\_T[TRGSEL] was one and DBG\_C[TAG] was zero in an end-type trace run, the CPU would break before the comparator match signal could propagate through the opcode tracking logic to end the trace run.

In begin-type trace runs (DBG\_T[BEGIN] = 1), the start of FIFO capturing is triggered by the qualified comparator signals, and the CPU breakpoint (if enabled by DBG\_C[BRKEN]=1) is triggered when the FIFO becomes full. Since this FIFO full condition does not correspond to the execution of a tagged instruction, it would not make sense to use DBG\_C[TAG] = 1 for a begin-type trace run.

## 18.4.4.1 Begin- and end-trigger

The definition of begin- and end-trigger as used in the DBG module are as follows:

- Begin-trigger: storage in FIFO occurs after the trigger and continues until 8 locations are filled.
- End-trigger: storage in FIFO occurs until the trigger with the least recent data falling out of the FIFO if more than 8 words are collected.

## 18.4.4.2 Arming the DBG module

Arming occurs by enabling the DBG module by setting the DBG\_C[DBGEN] bit and by setting the DBG\_C[ARM] bit. The DBG\_C[ARM] and DBG\_S[ARMF] bits are cleared when the trigger condition is met in end-trigger mode or when the FIFO is filled in begintrigger mode. In the case of an end-trace where DBG\_C[DBGEN] = 1 and DBG\_T[BEGIN] = 0, DBG\_C[ARM] and DBG\_S[ARMF] are cleared by any reset to end the trace run that was in progress. The DBG\_S[ARMF] bit is also cleared if DBG\_C[ARM] is written to zero or when the DBG\_C[DBGEN] bit is low. The TBC logic determines whether a trigger condition has been met based on the trigger mode and the trigger selection.

## 18.4.4.3 Trigger modes

The on-chip ICE system supports nine trigger modes. The trigger mode is used as a qualifier for either starting or ending the storing of data in the FIFO. When the match condition is met, the appropriate flag AF or BF is set in DBG\_S register. Arming the DBG module clears the DBG\_S[AF], DBG\_S[BF], and DBG\_S[CF] flags. In all trigger modes except for the event only modes change of flow addresses are stored in the FIFO. In the event only modes only the value on the data bus at the trigger event B comparator match address will be stored.

## 18.4.4.3.1 A only

In the A only trigger mode, if the match condition for A is met, the DBG\_S[AF] flag is set.

#### 18.4.4.3.2 A or B

In the A or B trigger mode, if the match condition for A or B is met, the corresponding flag(s) in the DBG\_S register are set.

### 18.4.4.3.3 A then B

In the A then B trigger mode, the match condition for A must be met before the match condition for B is compared. When the match condition for A or B is met, the corresponding flag in the DBG\_S register is set.

## 18.4.4.3.4 Event only B

In the event only B trigger mode, if the match condition for B is met, the DBG\_S[BF] flag is set. The event only B trigger mode is considered a begin-trigger type and the DBG\_T[BEGIN] bit is ignored.

## 18.4.4.3.5 A then event only B

In the A then event only B trigger mode, the match condition for A must be met before the match condition for B is compared. When the match condition for A or B is met, the corresponding flag in the DBG\_S register is set. The A then event only B trigger mode is considered a begin-trigger type and the DBG\_T[BEGIN] bit is ignored.

## 18.4.4.3.6 A and B (full mode)

In the A and B trigger mode, comparator A compares to the address bus and comparator B compares to the data bus. In the A and B trigger mode, if the match condition for A and B happen on the same bus cycle, both the DBG\_S[AF] and DBG\_S[BF] flags are set. If a match condition on only A or only B happens, no flags are set.

For breakpoint tagging operation with an end-trigger type trace, only matches from comparator A will be used to determine if the Breakpoint conditions are met and comparator B matches will be ignored.

## 18.4.4.3.7 A and not B (full mode)

In the A and not B trigger mode, comparator A compares to the address bus and comparator B compares to the data bus. In the A and not B trigger mode, if the match condition for A and not B happen on the same bus cycle, both the DBG\_S[AF] and DBG\_S[BF] flags are set. If a match condition on only A or only not B occur no flags are set.

For breakpoint tagging operation with an end-trigger type trace, only matches from comparator A will be used to determine if the breakpoint conditions are met and comparator B matches will be ignored.

## 18.4.4.3.8 Inside range, $A \le address \le B$

In the inside range trigger mode, if the match condition for A and B happen on the same bus cycle, both the DBG\_S[AF] and DBG\_S[BF] flags are set. If a match condition on only A or only B occur no flags are set.

## 18.4.4.3.9 Outside range, address < A or address > B

In the outside range trigger mode, if the match condition for A or B is met, the corresponding flag in the DBGS register is set.

#### **Functional description**

The four control bits DBG\_T[BEGIN] and DBG\_T[TRGSEL], and DBG\_C[BRKEN] and DBG\_C[TAG], determine the basic type of debug run as shown in the following table. Some of the 16 possible combinations are not used (refer to the notes at the end of the table).

Table 18-18. Basic types of debug runs

BEGIN	TRGSEL	BRKEN	TAG	Type of debug run
0	0	0	x	Fill FIFO until trigger address (no CPU breakpoint - keep running)
0	0	1	0	Fill FIFO until trigger address, then force CPU breakpoint
0	0	1	1	Do not use
0	1	0	х	Fill FIFO until trigger opcode about to execute (no CPU breakpoint - keep running)
0	1	1	0	
0	1	1	1	Fill FIFO until trigger opcode about to execute (trigger causes CPU breakpoint)
1	0	0	х	Start FIFO at trigger address (No CPU breakpoint - keep running)
1	0	1	0	Start FIFO at trigger address, force CPU breakpoint when FIFO full
1	0	1	1	
1	1	0	х	Start FIFO at trigger opcode (No CPU breakpoint - keep running)
1	1	1	0	Start FIFO at trigger opcode, force CPU breakpoint when FIFO full
1	1	1	1	

## 18.4.5 FIFO

The FIFO is an eight word deep FIFO. In all trigger modes except for event only, the data stored in the FIFO will be change of flow addresses. In the event only trigger modes only the data bus value corresponding to the event is stored. In event only trigger modes, the high byte of the valid data from the FIFO will always read a 0x00.

## 18.4.5.1 Storing data in FIFO

In all trigger modes except for the event only modes, the address stored in the FIFO will be determined by the change of flow indicators from the core. The signal core\_cof[1] indicates the current core address is the destination address of an indirect JSR or JMP instruction, or a RTS or RTI instruction or interrupt vector and the destination address should be stored. The signal core\_cof[0] indicates that a conditional branch was taken and that the source address of the conditional branch should be stored.

## 18.4.5.2 Storing with begin-trigger

Storing with begin-trigger can be used in all trigger modes. Once the DBG module is enabled and armed in the begin-trigger mode, data is not stored in the FIFO until the trigger condition is met. Once the trigger condition is met the DBG module will remain armed until 8 words are stored in the FIFO. If the core\_cof[1] signal becomes asserted, the current address is stored in the FIFO. If the core\_cof[0] signal becomes asserted, the address registered during the previous last cycle is decremented by two and stored in the FIFO.

## 18.4.5.3 Storing with end-trigger

Storing with end-trigger cannot be used in event-only trigger modes. After the DBG module is enabled and armed in the end-trigger mode, data is stored in the FIFO until the trigger condition is met. If the core\_cof[1] signal becomes asserted, the current address is stored in the FIFO. If the core\_cof[0] signal becomes asserted, the address registered during the previous last cycle is decremented by two and stored in the FIFO. When the trigger condition is met, the DBG\_C[ARM] and DBG\_S[ARMF] will be cleared and no more data will be stored. In non-event only end-trigger modes, if the trigger is at a change of flow address the trigger event will be stored in the FIFO.

## 18.4.5.4 Reading data from FIFO

The data stored in the FIFO can be read using BDM commands provided the DBG module is enabled and not armed (DBG\_C[DBGEN] = 1 and DBG\_C[ARM] = 0). The FIFO data is read out first-in-first-out. By reading the DBG\_CNT[CNT] bits at the end of a trace run, the number of valid words can be determined. The FIFO data is read by optionally reading the DBG\_FH register followed by the DBG\_FL register. Each time the DBG\_FL register is read, the FIFO is shifted to allow reading of the next word, however, the count does not decrement. In event-only trigger modes where the FIFO will contain only the data bus values stored, to read the FIFO only DBG\_FL needs to be accessed.

The FIFO is normally read only while DBG\_C[ARM] = 0 and DBG\_S[ARMF] = 0, however, reading the FIFO while the DBG module is armed will return the data value in the oldest location of the FIFO and the TBC will not allow the FIFO to shift. This action could cause a valid entry to be lost because the unexpected read blocked the FIFO advance.

If the DBG module is not armed and the DBG\_FL register is read, the TBC will store the current opcode address. Through periodic reads of the DBG\_FH and DBG\_FL registers while the DBG module is not armed, host software can provide a histogram of program execution This is called profile mode.

# 18.4.6 Interrupt priority

When DBG\_T[TRGSEL] is set and the DBG module is armed to trigger on begin- or end-trigger types, a trigger is not detected in the condition where a pending interrupt occurs at the same time that a target address reaches the top of the instruction pipe. In these conditions, the pending interrupt has higher priority and code execution switches to the interrupt service routine.

When DBG\_T[TRGSEL] is clear and the DBG module is armed to trigger on end-trigger types, the trigger event is detected on a program fetch of the target address, even when an interrupt becomes pending on the same cycle. In these conditions, the pending interrupt has higher priority, the exception is processed by the core and the interrupt vector is fetched. Code execution is halted before the first instruction of the interrupt service routine is executed. In this scenario, the DBG module will have cleared DBG\_C[ARM] without having recorded the change-of-flow that occurred as part of the interrupt exception. Note that the stack will hold the return addresses and can be used to reconstruct execution flow in this scenario.

When DBG\_T[TRGSEL] is clear and the DBG module is armed to trigger on begintrigger types, the trigger event is detected on a program fetch of the target address, even when an interrupt becomes pending on the same cycle. In this scenario, the FIFO captures the change of flow event. Because the system is configured for begin-trigger, the DBG remains armed and does not break until the FIFO has been filled by subsequent change of flow events.

## 18.5 Resets

The DBG module cannot cause an MCU reset.

There are two different ways this module will respond to reset depending upon the conditions before the reset event. If the DBG module was setup for an end trace run with DBG\_C[DBGEN] = 1 and DBG\_T[BEGIN] = 0, DBG\_C[ARM], DBG\_S[ARMF], and DBG\_C[BRKEN] are cleared but the reset function on most DBG control and status bits is overridden so a host development system can read out the results of the trace run after the MCU has been reset. In all other cases including POR, the DBG module controls are initialized to start a begin trace run starting from when the reset vector is fetched. The conditions for the default begin trace run are:

- DBG\_CAX = 0x00, DBG\_CAH=0xFF, DBG\_CAL=0xFE so comparator A is set to match when the 16-bit CPU address 0xFFFE appears during the reset vector fetch
- $DBG_C = 0xC0$  to enable and arm the DBG module
- DBG\_T = 0x40 to select a force-type trigger, a BEGIN trigger, and A-only trigger mode

Resets

#### How to Reach Us:

#### **Home Page:**

www.freescale.com

#### Web Support:

http://www.freescale.com/support

#### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
+1-800-521-6274 or +1-480-768-2130
www.freescale.com/support

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor China Ltd.
Exchange Building 23F
No. 118 Jianguo Road
Chaoyang District
Beijing 100022
China
+86 10 5879 8000
support.asia@freescale.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductors products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claims alleges that Freescale Semiconductor was negligent regarding the design or manufacture of

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-complaint and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

Freescale<sup>TM</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© 2012-2013 Freescale Semiconductor, Inc.

Document Number: S9S08RNA4RM

Rev. 2, 4/2013



