NXP Semiconductors

Application Notes.

Rev. n, 01/2020

S32K1xx Safety Cookbook

Contents

1.

1. Introduction

The purpose of this document is to show how the assumptions of the S32K1xx series Safety Manual could be implemented. In the Safety Manual, assumptions for different software requirements are described and the implementation hints and rationales are given.

To show how those assumptions could be covered with software, a set of examples was created. In this document pieces of those codes are shown in tables with the corresponding assumption and implementation. This was 3. done to make the Safety Manual easier to understand and to implement.

It is assumed that the reader has already read the S32K1xx series Safety Manual.

Intro	duction	1
Soft	ware requirements	2
2.1.	Code organization	2
2.2.	Table structure	2
2.3.	Summary of implemented assumptions	3
2.4.	Power	5
2.5.	Clock	8
2.6.	Flash	11
2.7.	SRAM	14
2.8.	Processing modules	15
2.9.	Peripheral	
Refe	rences	





© 2016 NXP B.V.

COMPANY PROPRIETARY COMPANY INTERNAL PRELIMINARY

2. Software requirements

The codes developed in this application note are intended to exemplify how the assumptions from the Safety Manual could be implemented. The codes were classified in a way that one example covers many assumptions.

Family	Project name	Modules	Assumptions	
	S32K116_Safety_Clock	CLK	80, 83, 84, 100, 140	
	S32K116_Safety_Configuration	RCM, SCG	140	
	S32K116_Safety_eDMA	eDMA, CRC	101, 104	
	S32K116_Safety_FTM_Double_PWM	FTM	133, 137	
S32K11x	S32K116_Safety_PMC_LVD	ADC, CRC, PMC	70, 84, 85, 100, 204	
	S32K116_Safety_RAM	ERM, LPIT	48, 98, 99, 100, 113, 140	
	S32K116_Safety_Stack	DWT	100, 139	
	S32K116_Safety_VLPS_WDOG_LPIT	CLK, LPIT, VLPS, WDOG	48, 67, 69, 82, 100, 107, 140, 202	
	S32K116_Safety_MPU	MPU	94,95	
	S32K142_Safety_Clock	CLK	78, 80, 81, 84, 100, 213	
	S32K142_Safety_Configuration	RCM, SCG	140	
	S32K142_Safety_eDMA	eDMA, CRC	101, 104	
	S32K142_Safety_FTM_Double_PWM	FTM	133, 137	
S32K14x	S32K142_Safety_PMC_LVD	ADC, CRC, PMC	70, 84, 85, 100, 204	
	S32K142_Safety_RAM	ERM, LPIT	48, 99, 100, 113	
	S32K142_Safety_Stack	DWT	100, 139	
	S32K142_Safety_VLPS_WDOG_LPIT	CLK, LPIT, VLPS, WDOG	48, 67, 69, 82, 100, 107, 202	
	S32K142_Safety_MPU	MPU	94, 95	

Code organization

Table structure

The next table shows how the tables in document are divided. Each assumption is explained as in the S32K1xx Safety Manual, a piece of code which covers the assumption is shown and an explanation of the code is given.

	Assumptions			
	Description	Code		
SM_XXX	(Aggumention description of	In red it is explained if the piece of code applies		
	(Assumption description as written in the S32K1XX Safety	for the entire S32K1 family or if it only applies		
(Assumption		to a subset of the family.		
number as	Manual)	S32K1xx - Entire family		
written in	Implementation	S32K11x - S32K116 and S32K118		
the		S32K14x - S32K142, S32K144, S32K146 and		
S32K1XX		S32K148		
Safety	(Explanation of the code which			
Manual)	covers the assumption)	(Piece of code which covers the assumption, the		
		rest can be found in the projects attached)		

Summary of implemented assumptions

	Assumptions				
Category	Number	Implemented	Category	Number	Implemented
	SM_084	Yes		SM_094	Yes
Power	SM_204	Yes	MPU	SM_095	Yes
	SM_085	Yes		SM_098	Yes
	SM_078	Yes	NVIC	SM_099	Yes
	SM_213	Yes		SM_100	Yes
Clocks	SM_083	Yes		SM_101	Yes
	SM_080	Yes	eDMA	SM_102	Yes
	SM_081	Yes		SM_104	Yes
	SM_114	Yes	WDOG	SM_067	Yes
	SM_116	In progress		SM_202	Yes
Flash	SM_117	Yes		SM_069	Yes
	SM_119	In progress	LPIT	SM_107	Yes
	SM_118	In progress	Low power	SM_082	Yes
RAM	SM_113	Yes	CRC	SM_070	Yes
Debug mede	SM_047	NA	Communications	SM_051	NA
Debug mode	SM_048	Yes	1/O functions	SM_133	Yes
Stack	SM_139	Yes	I/O functions	SM_137	Yes
S32K1XX config	SM_140	Yes	ADC	SM_130	Yes
AWIC/External NMI	SM_126	Yes			

NA: This assumptions do not need code to be covered.

Power

The S32K1xx family uses the PMC module that manages the supply voltages for all modules on the device. This unit includes the internal regulator for the logic power supply and a set of voltage monitors for low voltage detector (LVD) and low voltage reset (LVR).

2.4.1. Power Management Controller (PMC)

The Power Management Controller has monitors to detect when the voltage goes below the Low Voltage Detect and Low Voltage Reset thresholds. If the voltage goes below the LVR a reset is triggered to prevent a potential failure. If the voltage goes below the LVD a warning, an interrupt or a reset can be triggered.

The table below summarizes how to implement the assumptions related to the Power section of the Safety Manual in section 5.2.

	Ass	sumptions
	Description	Code
SM_084	The application software must	<pre>S32K1xx_ADC_CRC_PMC -> main.c LVD status t Sanity_check(void)</pre>
	check the status registers of the RCM for error flags.	<pre>{ /* Check if the LVD bit on the RCM_SRS register is set */</pre>
	Implementation	<pre>if Set */ if(True == ((RCM->SRS & RCM_SSRS_SLVD_MASK) >> RCM_SSRS_SLVD_SHIFT))</pre>
	After a reset a sanity check is performed. The RCM_SRS register is checked to determine if a low voltage detect (LVD) triggered the past reset.	<pre>{ /* Return the LVD_NOT_OK status */ return LVD_NOT_OK; } /* By default return the LVD_OK status*/ return LVD_OK; }</pre>
	Description	Code
	It is assumed that the ADCs are used to monitor the bandgap reference voltage of the PMC and to monitor the internal supplies connected to ADCs.	<pre>S32K1xx_ADC_CRC_PMC -> main.c /* Get the PMC reference voltage */ PMC_reference_voltage = ADC_Get_Internal_Supply(); S32K1xx_ADC_CRC_PMC -> ADC.c </pre>
SM 204	Implementation	<pre>uint16_t ADC_Get_Internal_Supply(void) {</pre>
	The ADC0 internal channel 0 is connected to the internal supply monitoring and used to measure the bandgap. This bandgap voltage should be the same value as the one stated in the S32K1xx Data Sheet.	<pre>/* Wait for the conversion to be ready */ while (False == ((ADC0->SC1[0] & ADC_SC1_COC0_MASK) >> ADC_SC1_COC0_SHIFT)); /* Read the conversion */ Bandgap_reference_voltage = ADC0->R[0]; return Bandgap_reference_voltage; }</pre>
	Description	Code
SM_085	Software must not disable the direct transition by the RCM into a safe state due to an overvoltage or undervoltage indication. Implementation The sanity check jumps to a safe sate if the past reset was triggered by LVD. The safe state	<pre>S32K1xx_ADC_CRC_PMC -> main.c /* If the status of the Sanity_check is LVD_NOT_OK then execute the safe state */ LVD_status = Sanity_check(); if(LVD_NOT_OK == LVD_status) { /* Execute the safe state */ Safe_state(); } LVD_status_t Sanity_check(void) { /* Check if the LVD bit on the RCM_SRS register is set */ if(True == ((RCM->SRS & RCM_SSRS_SLVD_MASK) >> RCM_SSRS_SLVD_SHIFT))</pre>
•	is application specific.	<pre>{ /* Return the LVD_NOT_OK status */ return LVD_NOT_OK;</pre>
•		{ /* Return the LVD_NOT_OK status */

		<pre>return LVD_OK;</pre>	
	}		
		$\langle \rangle$	
O.S.			
ORAF''			
$\mathbf{\nabla}$			
—			

Clock

The S32K1xx family uses the System Clock Generator (SCG) module to generate most of the clocks used by the device. The SCG module controls which clock source (internal references, external crystals, external clocks) is used to derive system clocks. The SCG also divides the selected clock source into a variety of clock domains, including clocks for system bus masters, system bus slaves, and flash memory.

2.5.1. Clock

For safety applications it is important to have a high quality and reliable clock source. For the S32K14x the System Phase-Locked Loop (SPLL) should be used, it has a monitor to detect if there is a loss of clock. For the S32K11x the FIRC with the CMU should be used. The CMU can detect if there is a loss of FIRC and if the FIRC frequency is between a certain range.

The table below summarizes how to implement the assumptions related to the Clocks section of the Safety Manual in section 5.3.

	As	sumptions
	Description	Code
	Before executing any safety	S32K14x_CLK -> main.c
	function, a high quality clock	/* Initialize the SPLL and its monitor */
	(low	<pre>SPLL_init();</pre>
	noise, low likelihood for	
	glitches) based on an external	S32K14x_CLK -> clocks.c
	clock source shall be configured	/* Disable the SPLL so changes can be made */
	as the system clock of the	
	S32K14x.	/* Divide by 1 the SPLL in the DIV 1 and 2 */
SM 070	Implementation	SCG->SPLLDIV = SCG_SPLLDIV_SPLLDIV1(1)
SM_078		SCG_SPLLDIV_SPLLDIV2(1);
		/* Set the multiply factor to 20 and the divide factor
	The PLL should be used for	to 2 */ SCG->SPLLCFG = SCG_SPLLCFG_MULT(4)
	functional safety applications. It	SCG_SPLLCFG_PREDIV(1);
	is configured at 80 MHz by	/* Enable the SPLL */
	receiving a frequency of 8MHz	SCG->SPLLCSR = SCG_SPLLCSR_SPLLSEL_MASK
	from the external oscillator and	SCG_SPLLCSR_SPLLEN_MASK;
	by multiplying it 10 times.	/* Wait until the SPLL is considered valid */
		<pre>while(False == ((SCG->SPLLCSR &</pre>
		<pre>SCG_SPLLCSR_SPLLVLD_MASK) >> SCG_SPLLCSR_SPLLVLD_SHIFT));</pre>
	Description	Code
N	A check should be implemented	S32K14x_CLK -> clocks.c
	to verify that with an intended	/* Map the CLKOUT to the PTB5 */
SM_213	PLL configuration the PLL	/* Enable the clock to the port B $*/$
	locks with the correct output	<pre>PCC->PCCn[PCC_PORTB_INDEX] = PCC_PCCn_CGC_MASK;</pre>
	clock.	<pre>/* Set the Port B pin 5 as output */ PTB->PDDR = 1 << PTB5;</pre>
	Implementation	/* Select the CLKOUT option -> ALT5*/

		<pre>PORTB->PCR[PTB5] = PORT_PCR_MUX(5);</pre>
	The PLL is routed to the PTB5	
	GPIO in order to verify if the	
	PLL frequency is 80 MHz.	
	Description	Code
	The following supervisor	S32K11x_CLK -> clocks.c
	functions are required:	
	Loss of fast internal reference	CMU0 configuration
	clock	void CMU0_init(void)
	• System FIRC frequency higher	CMU_FC_0->RCCR = 7;
	than the (programmable) upper	/* Enable the CMU0 interrupt */
	frequency reference	CMU_FC_0->IER = CMU_FC_IER_FHHAEE_MASK
	• System FIRC frequency lower	CMU_FC_IER_FLLAEE_MASK;
	than the (programmable) lower	<pre>/* Enable the frequency check */</pre>
	frequency reference	CMU_FC_0->GCR = CMU_FC_GCR_FCE_MASK;
	Implementation	/* Wait until the frequency check starts
		<pre>running */ while(False == (CMU FC_0->SR &</pre>
		CMU_FC_SR_RS_MASK) >> CMU_FC_SR_RS_SHIFT);
SM 083		} CMU1 configuration
511_005		<pre>void CMU1_init(void)</pre>
		<pre>{ /* Enable the clock gate of the CMU1 */</pre>
	The two modules of the CMU	PCC->PCCn[PCC_CMU1_INDEX] = PCC_PCCn_CGC_MASK;
	are enabled. The CMU0 is used	CMU_FC_1->RCCR = 7;
	to determine if there is a loss of	CMU_FC_1->HTCR = 47;
	FIRC.	CMU_FC_1->LTCR = 37;
	The CMU1 is used to determine	/* Enable the CMU1 interrupt */
	if the FIRC frequency is within	CMU_FC_1->IER = CMU_FC_IER_FHHIE_MASK
	a certain range.	CMU_FC_IER_FLLIE_MASK;
	8	<pre>/* Enable the frequency check */</pre>
		CMU_FC_1->GCR = CMU_FC_GCR_FCE_MASK;
		/* Wait until the frequency check starts
		<pre>running */ while(False == (CMU_FC_1->SR &</pre>
		<pre>CMU_FC_SR_RS_MASK) >> CMU_FC_SR_RS_SHIFT);</pre>
	Description	Code
	For safety-relevant applications,	S32K11x_CLK -> clocks.c
	the use of the clock monitors is	
	mandatory. If the modules that	<pre>FIRC monitor /* Enable the clock gate of the CMU0 */</pre>
	the SCG monitors are used by	<pre>PCC->PCCn[PCC_CMU0_INDEX] = PCC_PCCn_CGC_MASK;</pre>
SM_080	the application safety	CMU_FC_0->RCCR = 7;
	function, the user shall verify	/* Enable the CMU0 interrupt */
	that the clock monitors are not	CMU_FC_0->IER = CMU_FC_IER_FHHAEE_MASK CMU_FC_IER_FLLAEE_MASK;
	disabled and their faults are	
	managed by the software.	<pre>/* Enable the frequency check */ CMU_FC_0->GCR = CMU_FC_GCR_FCE_MASK;</pre>
	Implementation	CHO_IC_OFZOCK - CHO_IC_OCK_FCE_MASK;
L		1

		S32K14x_CLK -> clocks.c
	The corresponding clock monitors are enabled before	<pre>SOSC monitor /* Enable the SOSC clock monitor */ SCG->SOSCCSR = SCG_SOSCCSR_SOSCCM_MASK;</pre>
	executing any functional safety application. The clock sources with clock monitors are the	<pre>/* Configure the SOSC clock monitor to trigger an interruption when an error is detected*/ SCG->SOSCCSR &= ~SCG_SOSCCSR_SOSCCMRE_MASK;</pre>
	SPLL (S32K14x only), the FIRC(S32K11x only) and the	<pre>SPLL monitor /* Enable the SPLL monitor */ SCG->SPLLCSR = SCG_SPLLCSR_SPLLCM_MASK;</pre>
	SOSC.	<pre>/* Configure the SPLL Clock Monitor to trigger an interruption when an error is detected */ SCG->SPLLCSR &= ~SCG_SPLLCSR_SPLLCMRE_MASK;</pre>
	Description	Code
	The following supervisor functions are required: Loss of external clock, SPLL frequency	
	higher than the (programmable)	S32K14x_CLK -> clocks.c
SM_081	upper frequency reference and SPLL frequency lower than the (programmable) lower frequency reference.	<pre>SPLL monitor /* Enable the SPLL monitor */ SCG->SPLLCSR = SCG_SPLLCSR_SPLLCM_MASK;</pre>
SM_081	reference and SPLL frequency lower than the (programmable)	<pre>SPLL monitor /* Enable the SPLL monitor */ SCG->SPLLCSR = SCG_SPLLCSR_SPLLCM MASK;</pre>
SM_081	reference and SPLL frequency lower than the (programmable) lower frequency reference.	<pre>SPLL monitor /* Enable the SPLL monitor */ SCG->SPLLCSR = SCG_SPLLCSR_SPLLCM_MASK;</pre>

, Application Notes., Rev. n, 01/2020

RAH

Flash

The S32K1xx has a nonvolatile flash memory to store program code. The flash memory is protected using Error Correcting Codes (ECC), it is capable of correcting single bit errors and of detecting double bit errors.

2.6.1. Flash memory



The S32K1xx has no way of injecting an ECC error on flash, the Error Injection Module is only for the ECC on RAM. Therefore it is suggested to follow the recommendations that are stated in the $\underline{S32K1xx}$ Reference Manual.

	Ass	sumptions
	Description	Code
	The software using the EEPROM for storage of information will use checks to detect incorrect data returned from the EEPROM emulation.	<pre>S32K1xx_Flash -> eeprom.c /* Verify if both CRCs are equal, if not then return an error */ if(Pofere eters CPC)</pre>
	Implementation	<pre>if(Before_store_CRC != After_store_CRC) </pre>
SM_114	A write function was implemented, it performs the data storing and internally verifies the data. This is done, creating a CRC before writing the data and an other one after. They are compared, if the CRCs are not equal, an error is returned.	<pre>status = EEPROM_ERROR; }</pre>
	Description	Code
SM_116	A software test should be implemented to check for potential multi-bit errors introduced by permanent failures in the flash controller. It is assumed that if the embedded	-

, Application Notes., Rev. n, 01/2020

◀

	Depending on the safety	
	application, the flash integrity	
	checks shall be done for code	
	flash or/and data flash. Safety	
	relevant code and data shall be	
	saved in flash with a CRC or	
	hash signature to detect any	
	integrity violation.	
	Implementation	
	Bootloader crea un CRC del	
	Código, lo almacena en una	
	-	
	direccion conocida. Despues se	
	calcula de nuevo el CRC y se	
	compara.	
	Description	Code
	A software safety mechanism	S32K1xx_Flash -> eeprom.c
	shall be implemented to ensure	
	the correctness of any write	<pre>while(wordQty)</pre>
	operation to the flash memory.	<pre>1 Read_Buffer[index] = *eeprom_ptr;</pre>
	-	Read_Builer[index] = reepron_ptr,
	Implementation	/*Data form the EEPROM and initial buffer
		are compared*/
		/*If the data are equal, increment the
		variable*/
		<pre>if(Read_Buffer[index] == *buff)</pre>
		<pre>read_verify++;</pre>
SM 117		<pre>/*Increment the value and the address</pre>
SWI_117		direction*/
		index++;
	Read after writing and	<pre>eeprom_ptr++;</pre>
	\sim \circ	buff++;
	verifying the data is correct.	/*Decrease variable*/
		wordQty;
		}
		/*If the value of read verify is equal to
		the elements into the array*/
		if(BUFFER_SIZE == read_verify)
		return EEPROM_OK;
		else
		<pre>return EEPROM_ERROR;</pre>
	Description	Code
	The Flash memory ECC failure	
015 440	reporting path should be	
SM 119	checked to validate if detected	_
	Гспескео то узпозге и оегестео –	
	ECC faults are correctly reported.	

	Implementation	
	Codigo con interrupcion y todo listo para recibir un error de ECC en flash	
	Description	Code
SM_118	Depending on the application type and its safety requirements regarding the security subsystem, a set of software checks is recommended to be implemented to guarantee data	

SRAM

The on-chip RAM is split in two regions: SRAM_L and SRAM_U. The RAM is implemented such that the SRAM_L and SRAM_U ranges from a contiguous block in the memory map.

2.7.1. Error Correction Code (ECC)

For the S32K11x there is only ECC for the SRAM_U, for the S32K14x there is ECC support for the SRAM_L and SRAM_U. The Error Reporting Module (ERM) is responsible for providing notifications of ECC errors detected in the SRAM channels.

The table below summarizes how to implement the assumptions related to the SRAM section of the Safety Manual in section 5.5.

	Ass	sumptions
	Description	Code
	It is assumed that if safety relevant data are stored in this memory, additional integrity checks are done.	<pre>S32K14x_ERM_LPIT -> main.c /* Initialize the Error Reporting Module */ ERM_init(); S32K14x_ERM_LPIT -> ERM.c</pre>
	Implementation	void ERM_init(void)
SM_113	To protect the safety relevant data that could be stored in this memory, the single and double bit errors interrupts are enabled. If any of these errors is detected by the Error Reporting Module (ERM) an interrupt is triggered and the system should jump to a safe state.	<pre>Void Exa_lift(void) { /* Clear the pending interruptions before they are enabled */ ERM->SR0 = ERM_SR0_SBC0_MASK ERM_SR0_NCE0_MASK ERM_SR0_SBC1_MASK ERM_SR0_NCE1_MASK; /* Enable the Single Error Correction Interrup for the SRAM_L */ ERM->CR0 = ERM_CR0_ESCIE0_MASK; /* Enable the Non-Correctable Interrupt for th SRAM_L */ ERM->CR0 = ERM_CR0_ENCIE0_MASK; /* Enable the Single Error Correction Interrup for the SRAM_U */ ERM->CR0 = ERM_CR0_ESCIE1_MASK; /* Enable the Non-Correctable Interrupt for th SRAM_U */ ERM->CR0 = ERM_CR0_ESCIE1_MASK; /* Enable the Non-Correctable Interrupt for th SRAM_U */ ERM->CR0 = ERM_CR0_ESCIE1_MASK; /* Enable the Non-Correctable Interrupt for th SRAM_U */ ERM->CR0 = ERM_CR0_ESCIE1_MASK; /* Enable the Non-Correctable Interrupt for th SRAM_U */ ERM->CR0 = ERM_CR0_ESCIE1_MASK; /* Enable the Non-Correctable Interrupt for th SRAM_U */ ERM->CR0 = ERM_CR0_ESCIE1_MASK; /* Enable the Non-Correctable Interrupt for th SRAM_U */ ERM->CR0 = ERM_CR0_ESCIE1_MASK; /* Enable the Non-Correctable Interrupt for th SRAM_U */ ERM->CR0 = ERM_CR0_ESCIE1_MASK; /* Enable the Non-Correctable Interrupt for th SRAM_U */ ERM->CR0 = ERM_CR0_ESCIE1_MASK; /* Enable the Non-Correctable Interrupt for th SRAM_U */ ERM->CR0 = ERM_CR0_ESCIE1_MASK; /* Enable the Non-Correctable Interrupt for th SRAM_U */ ERM->CR0 = ERM_CR0_ESCIE1_MASK; /* Enable the Non-Correctable Interrupt for th SRAM_U */ ERM->CR0 = ERM_CR0_ESCIE1_MASK; /* Enable the Non-Correctable Interrupt for th SRAM_U */ ERM->CR0_ESCIE1_MASK; /* Enable the Non-Correctable Interrupt for th SRAM_U */ ERM->CR0_ESCIE1_MASK; ERM->CR0_ESCIE1_MASK; ERM->CR0_ESCIE1_MASK; ERM_SR0_ESCIEN_ESC</pre>

Processing modules

2.8.1. Debug mode

The debugging mode is a possible source of failure if it is activated during functional safety applications. In this mode the core could be halted, breakpoints could stop the execution, the core registers could be modified and the registers from functional safety modules could be modified while running. Therefore, the application should not enter debugging mode during functional safety applications.

The table below summarizes how to implement the assumptions related to the debug mode section of the Safety Manual in section 5.6.2.1.

Ass		sumptions
	Description	Code
	Debugging will be disabled	
	in the field while the device	
	is being used for safety-	
	relevant functions.	
SM 047	Implementation	
_	When a functional safety	NA
	application is running in the	
	field, no debugging device	
	should be connected. Debugging	
	should be disabled to avoid	p
	interruption the execution.	Certe
	Description	Code
	If modules like the Watchdog Timer (WDOG), Low Power	S32K1xx_ERM_LPIT -> LPIT.c
	Serial Peripheral Interface	LPIT
	(LPSPI), Low Power Periodic	<pre>/* Allow the timer channels to continue to run in debug mode */</pre>
	Interrupt Timer (LPIT),	LPIT0->MCR = LPIT_MCR_DBG_EN_MASK;
	FlexCAN, or in general any	S32K14x CLK LPIT VLPS WDOG -> WDOG.c
1	modules which can be frozen in	SSZRI4X_CLK_LPI1_VLPS_WDOG -> WDOG.C
SM_048	debug mode, are functional	WDOG
	safety relevant, it is required that	<pre>/* Configure the WDOG */ WDOG->CS = WDOG_CS_EN_MASK /* Enable the WDOG */</pre>
	application software configure	<pre> WDOG_CS_CLK(WDOG_CLK_LPO) /* Set the LPO as the WDGO clock source */</pre>
	these modules to continue	WDOG_CS_UPDATE_MASK /* Enable the WDOG to
	execution during debug mode, and not freeze the module	allow updates */ WDOG_CS_CMD32EN_MASK /* Enable the WDOG
	operation if debug mode is	<pre>support for 32 bit refresh/unlock command write words */</pre>
	entered.	, WDOG_CS_INT_MASK /* Enable the WDOG
	Implementation	interrupt, the reset is delayed 128 bus clocks */

, Application Notes., Rev. n, 01/2020

The debug mode is enabled on the LPIT and WDOG to ensure	WORK ON STOP MODE */ WDOG_CS_PRES_MASK /* Enable the WDOG
they keep operating even if there exists a debug session. Functional safety applications	<pre>prescaler to divide the CLK by 256 */</pre>
should not be halted due to debugging.	

, Application Notes., Rev. n, 01/2020

2.8.2. Stack

A common fault is the stack overflow or underflow, which is caused by systematic faults within the application software. The overflow occurs when the application is using too much memory, also known as pushing too much information into the stack. The underflow occurs when the application is reading too much information, also known as popping too much information from the stack. These faults could be detected using data watchpoints.

The table below summarizes how to implement the assumptions related to the stack section of the Safety Manual in section 5.6.3.1.

	Assumptions	
	Description	Code
	When stack underflow and stack	S32K1xx_DWT -> main.c
	overflow due to systematic	/* Initialize the DWT module and set the <u>watchpoint</u> to
	faults within the application	<pre>detect stack overflow */ DWT_init();</pre>
	software endangers the system	
	level, functional safety	S32K1xx_DWT -> DWT.c
	mechanisms may be	<pre>void DWT_init(void)</pre>
	implemented to detect stack	{ /* Pointer to the StackPointer register */
	underflow and stack overflow	<pre>register uint32_t * stackPointer asm("sp");</pre>
	faults.	<pre>/* Volatile pointer to the memory address of the DEMCR register */</pre>
	Implementation	<pre>volatile uint32_t * DEMCR_reg = (volatile uint32_t</pre>
		*) 0xE000EDFC;
		*DEMCR_reg = DEMCR_TRCENA_MASK
GN 100		DEMCR_MON_EN_MASK;
SM_139		<pre>/* Set comparator value to stack pointer value minus 16 words (Addresses will be compared with this</pre>
	The Debug Watchpoint and	value) */
	Trace (DWT) was used to set	<pre>DWT->COMPn[0].COMP = (uint32_t)stackPointer - (16 * sizeof(uint32_t));</pre>
	watchpoints in order to trigger	<pre>/* All bits are compared to find a specific</pre>
	events when the SP is out of the	address */ DWT->COMPn[0].MASK = 0;
	stack bounds. The DWT	/*
	watchpoints are used to monitor	* Generate <u>watchpoint</u> debug event, see the ARMv7-M Architecture Reference Manual,
5	if the SP reaches the stack	* Table C1-14 DWT address comparison functions
	bounds by comparing the	*/ DWT->COMPn[0].FUNCTION =
	addresses.	DWT_FUNCTIONn_FUNCTION_(7); /* Perform address comparison and match for
		address */
		DWT->COMPn[0].FUNCTION &= ~(DWT FUNCTIONn DATAVMATCH MASK
		DWT_FUNCTIONn_CYCMATCH_MASK);
		}

2.8.3. S32K1xx configuration

Before executing functional safety application, it must be verified that the S32K1xx initialization is correct. This must be done after the start up. The minimum checks that must be passed are:

- LPO enabled
- WDOG enabled
- WDOD fast test
- Error handling in SCG and RCM registers
- IRC_SW_CHECK
- ERM events notification
- Clock monitors enabled

The table below summarizes how to implement the assumption related to the S32K1xx configuration section of the Safety Manual in section 5.6.3.2.

	Assumptions Description	Code
	Application software must verify that the initialization of the S32K1xx is correct before activating the safety- relevant functionality.	
SM_140	Before executing any functional safety application, the system should be initialized correctly. The section 2.7.3 Safety configuration requirements should be covered. The LPO needs to be enabled and configured. The WDOG should be enabled with the appropriate period to assure that FTTI will be covered. The WDOG must pass the fast test. The errors reported in the SCG and RCM registers must be checked and safety measures must be taken according to the results of those checks. The FIRC frequency must be checked using two timers with two different clock sources. The ERM must be enabled, as well as their interrupts. The clock monitors must be used to check the FIRC. For the S32K14x series the SPLL and the SOSC monitors must be enabled.	<pre>S32K1xx_Safety_Configuration -> main.c Please refer to the Safety Configuration project, because it is al focused on covering this assumption.</pre>

2.8.4. MPU

The Memory Protection Unit is a mechanism that prevents masters from accessing restricted memory regions. The protection is done at the Crossbar Switch level. This module assigns access rights to the different memory regions to the Crossbar switch masters.

The table below summarizes how to implement the assumptions related to the MPU section of the Safety Manual in section 5.6.3.2.

	Ass	sumptions
	Description	Code
	It is assumed that the system	S32K1x_mpu -> MPU.c
	MPU is checked for correct	
	functionality before it is used in	/* Start Address */
	safety applications. One can	MPU->RGD[2].WORD0 = 0x0003FF00;
	configure the possible access	/* End Address */
	rights of each present master and	<pre>MPU->RGD[2].WORD1 = 0x0003FF1F;</pre>
	check for expected system	
	reaction. The check shall be	<pre>/* Core user mode WX * Core supervisor mode WX</pre>
	done once within L-FTTI (at	* DMA user mode RWX
	start up).	* DMA supervisor mode RWX */
	Implementation	
SM_094	· · · · · · · · · · · · · · · · · · ·	MPU->RGD[2].WORD2 =
		MPU_RGD_WORD2_M0UM(3) MPU_RGD_WORD2_M0SM(3)
		MPU_RGD_WORD2_M2UM(7)
		MPU_RGD_WORD2_M2SM(3);
	Enable the MPU and protect	
	different regions of memory for	MPU->RGDAAC[2] =
	the crossbar masters with the	MPU_RGD_WORD2_M0UM(3) MPU_RGDAAC_M0SM(3)
	different modes	MPU_RGDAAC_M2UM(7)
	(Supervisor/User)	MPU RGDAAC M2SM(3);
		<pre>//Enable the region2</pre>
		<pre>MPU->RGD[2].WORD3 = MPU_RGD_WORD3_VLD_MASK;</pre>
	Description	Code
	System level functional safety	
	integrity measures must cover	
	bus operations to reduce the	
SM_095	likelihood of shared resources	_
	being erroneously modified by	
	the present masters (Core,	
	eDMA).	
	Implementation	

	-		
			St
		and	
	Al		
0f			

2.8.5. Nested Vectored Interrupt Controller (NVIC)

The NVIC is responsible for prioritizing, blocking and directing the Interrupt Requests (IRQs). Before executing functional safety applications, there must be a way to detect spurious or missing IRQs.

The table below summarizes how to implement the assumptions related to the Nested Vector Interrupt Controller (NVIC) section of the Safety Manual in section 5.6.6.

	Ass	sumptions
	Description	Code
	It is assumed that application software will detect the critical failure modes of NVIC for all safety critical interrupts.	<pre>S32K14x_ERM_LPIT -> main.c /* Verify if the interrupt request is valid */ Verification_result = Interrupt_verification(Current_channel); S32K14x_ERM_LPIT -> main.c</pre>
SM_098	Implementation A function was implemented to verify if the interruption should be performed or if it was triggered erroneously. It is checked if the interrupt was enabled in the module, if there is a pending interruption in the module, if the interruption was enabled in the NVIC module and if the currently executed interruption is the one that triggered the ISR.	<pre>/* If the interruption is enabled, the verification_status is Verification_pass */ if(True == (ERM->CR0 & ERM_CR0_ESCIE0_MASK) >> ERM_CR0_ESCIE0_SHIFT) { /* If the module has a pending interrupt */ if(True == (ERM->SR0 & ERM_SR0_SBC0_MASK) >> ERM_SR0_SBC0_SHIFT) { /* If the interruption is enabled in the NVIC module, the verification_status is Verification_pass */ if(True == (S32_NVIC->ISER[1] & (1 << (ERM_single_fault_IRQn % 32))) >> (ERM_single_fault_IRQn % 32)) { /* If the currently executing interrupt is the one that triggered the ISR */</pre>
		Verification_pass; } } }
	Description	Code
SM_099	Periodic low latency IRQs will use a running timer/counter to ensure their call period is expected.	<pre>S32K1xx_ERM_LPIT -> main.c /* If it is the first time that the IRQ is executed start the LPIT */ if(False == First_IRQ_flag) {</pre>
	Implementation	/* The flag is set */

		<pre>First_IRQ_flag = 1;</pre>
	The LPIT is used to measure the period of time it takes to the ERM IRQ to repeat. Based on that measurement it can be determined if the period was not the expected one.	<pre>/* Start the timer if the flag is equal to zero */ LPIT_start(); } /* If it is the second time that the IRQ is executed stop the LPIT */ else if(True == First_IRQ_flag) { /* The flag is cleared */ First_IRQ_flag = 0; /* Stop the timer if the flag is set and save the counter value */ ERM_IRQ_period = LPIT_MAX_PERIOD - LPIT_stop(); }</pre>
	Description	Code
	Applications that are not resilient against spurious or missing interrupt requests may need to include detection or protection measures on the system level.	<pre>S32K1xx_ADC_CRC_PMC -> main.c void LVD_LVW_IRQHandler(void) { if(True == ((PMC->LVDSC2 & PMC_LVDSC2_LVWF_MASK) >> PMC_LVDSC2_LVWF_SHIFT)) { /* Turn the blue LED on to show that the Low Voltage Warning Interrupt was triggered */</pre>
SM 100	Implementation	PTD->PSOR = 1 << BLUE_LED;
	In each handler it must be verified that the interrupt was triggered by the corresponding request.	<pre>/* Erase the LVWF which triggers the interruption */ PMC->LVDSC2 = PMC_LVDSC2_LVWACK_MASK; for(;;) { } }</pre>

RAH

2.8.6. Enhanced Direct Memory Access (eDMA)

The eDMA is a modules capable of performing complex data transfers with almost no intervention from the core. This modules computes the source and destination addresses.

The table below summarizes how to implement the assumptions related to the Enhanced Direct Memory Access section of the Safety Manual in section 5.6.7.

	Assumptions	
	Description	Code
	The eDMA will be supervised	
	by software which detects	
	spurious, excessive, or constant	
	activation.	S32K1xx_eDMA_CRC -> main.c
	Implementation	/* Initialize the DMA Transfer Control Descriptors */
SM 101	A check sum is calculated before	<pre>DMA_TCD_init((uint32_t) Source1, Size1, (uint32_t *) &Dest);</pre>
5141_101	the data transfer, recalculated	
	after the transfer and then both	<pre>/* Turn the blue LED on two times to show that the signature will be send */</pre>
	values are compared. If the	RGB_blink(BLUE_LED);
	result is not the same, then a	/* Transmit the source1 using the eDMA*/
	problem occurred during the	DMA_send();
	data transfer and the data should	
	not be used.	
	Description	Code
	Applications that are not	
	resilient to spurious, or missing	
	functional safety-relevant,	
	eDMA requests cannot use the	
	LPIT module to trigger	
SM 102	functional safety-relevant	
511_102	eDMA transfer requests.	NA
	Implementation	
	In these cases, the eDMA should	
	be triggered by any module	
	other than the LPIT. The	
	TRGMUX or other modules	
	could be used.	
<).	Description	Code
$\mathbf{\nabla}$	If safety-relevant software is	
	using the eDMA to transfer data	S32K1xx_eDMA_CRC -> eDMA.c
SM_104	to a non-replicated peripheral or	<pre>void DMA_send(void)</pre>
	within the RAM, the following	<pre>{ /* Loop till DONE = 1 (Major loop is completed) */</pre>
	holds: "always on" channels of	<pre>while (!((DMA->TCD[0].CSR >></pre>
	the eDMA Channel Mux should	DMA_TCD_CSR_DONE_SHIFT) & 1))

not be used. Instead, the eDMA { /* Set channel 0 START bit to initiate next should be triggered by software. minor loop */ $DMA \rightarrow SSRT = 0;$ If "always on" channels are used, their failure has to be /* Wait for a minor loop to be completed */ while (((DMA->TCD[0].CSR >> detected by software. In this DMA_TCD_CSR_START_SHIFT) & 1) | case, software must ensure that Wait for START = 0 */ ((DMA->TCD[0].CSR >> the eDMA transfer was triggered DMA_TCD_CSR_ACTIVE_SHIFT) & 1)); and as expected at the correct rate ACTIVE = 0*/ and the correct number of times. } should This test detect /* Clear DONE bit of channel 0 *, unexpected, spurious interrupts. $DMA \rightarrow CDNE = 0;$ } Implementation Instead of using always on channels, the data transfer is triggered by software. This is done by using the Transfer Control Descriptor (TCD) of the eDMA.

2.8.7. Watchdog timer (WDOG)

The WDOG is a safety feature that ensures that the application is executing as planned. It detects if the CPU is stuck in an infinite loop or executing non planned code. This is done using a refresh mechanism that prevents the timer from completing the count and therefore resetting the system.

The table below summarizes how to implement the assumptions related to the WDOG section of the Safety Manual in section 5.6.9.

		sumptions
	Description	Code
	Before the safety function is	S32K1xx_CLK_LPIT_VLPS_WDOG -> main.c
	executed, the WDOG must be	/* Configure the WDOG */
	enabled and configuration	WDOG_init();
	registers hard-locked against	S32K1xx_CLK_LPIT_VLPS_WDOG -> WDOG.c
	modification. Additionally, it	
	should be verified that the clock	<pre>void WDOG_init(void) {</pre>
	source is configured as LPO.	/* Disable the interrupts */
	Implementation	DisableInterrupts;
	Implementation	/* Unlock WDOG */
		WDOG->CNT = WDOG_UNLOCK_VAL;
	4	/* Wait until registers are unlocked */
		<pre>while(False == ((WDOG->CS & WDOG_CS_ULK_MASK)</pre>
		<pre>>> WDOG_CS_ULK_SHIFT));</pre>
	The WDOG should always be a	
	backup in a functional safety	<pre>/* Set the WDOG timeout value according to the FTTI */</pre>
SM 067		WDOG->TOVAL = WDOG_PERIOD;
	execution is trapped in a code	/* Configure the WDOG */
	section, the WDOG will not be	WDOG->CS = WDOG_CS_EN_MASK
	refreshed therefore causing a	/* Enable the WDOG */
	reset. In this example, before	WDOG_CS_CLK(WDOG_CLK_LPO) /* Set the LPO as the WDGO clock source */
	entering into the VLPS mode,	WDOG_CS_UPDATE_MASK
	the watchdog is unlocked,	<pre>/* Enable the WDOG to allow updates */</pre>
	configured and enabled. The	/* Enable the WDOG support for 32 bit
	LPO is set as the WDOG clock.	refresh/unlock command write words */ WDOG_CS_INT_MASK
<2		/* Enable the WDOG interrupt, the
	If the core does not wakeup from	reset is delayed 128 bus clocks */
	VLPS in a certain period of time,	WDOG_CS_STOP_MASK /* Enable the WDOG to work on stop
	the WDOG will trigger a reset.	mode */
		WDOG_CS_PRES_MASK /* Enable the WDOG prescaler to divide
		the CLK by 256 */
		WDOG_CS_DBG_MASK; /* Allow the WDOG counter to continue
		running while debugging */
		<pre>/* Wait until the configuration takes effect */</pre>
		/ wart until the configuration takes effect /

		<pre>while(False == ((WDOG->CS & WDOG_CS_RCS_MASK) >> WDOG_CS_RCS_SHIFT));</pre>
		<pre>/* Enable the interrupts */ EnableInterrupts;</pre>
		}
	Description	Code
	The WDOG time window	S32K1xx_CLK_LPIT_VLPS_WDOG -> WDOG.c
	settings must be set to a value less than the FTTI. Detection latency shall be smaller than the FTTI.	<pre>/* Configure the WDOG */ WDOG->CS = WDOG_CS_EN_MASK /* Enable the WDOG_*/</pre>
SM_202	Implementation	allow updates */ WDOG_CS_CMD32EN_MASK /* Enable the WDOG support for 32 bit refresh/unlock command write words
	The FTTI is application specific. It must be calculated and set as the WDOG timeout value. In the SM_211 it is assumed that the FTTI is 100 ms.	<pre>*/</pre>
	Description	Code
	It is the responsibility of the	S32K1xx_CLK_LPIT_VLPS_WDOG -> WDOG.c
	application software to insert	void LPIT0_Ch0_IRQHandler(void)
	control flow checkpoints with	
	the required granularity as	/* Stop the LPIT channel 1 and get the counter
	1 0 1	<pre>value */ LPIT_CH1_current_value = LPIT_MAX_PERIOD -</pre>
-	required by the application.	LPIT_CH1_stop();
-	Implementation	
		<pre>/* Verify if the LPIT interrupt flag caused the interruption */ if(True == ((LPIT0->MSR & LPIT_MSR_TIF0_MASK) >> LPIT_MSR_TIF0_SHIFT)) { /* Disable the interrupts */</pre>
	O'	DisableInterrupts;
	The WDOG should be used to	<pre>/* Reconfiguration to restore the RUN mode after VLPS */</pre>
SM_069	monitor the application,	SCG->RCCR = SCG_RCCR_SCS(2)
	therefore it should be refreshed	/* Set the SIRC as the system clock source */
	periodically to ensure the correct	SCG_RCCR_DIVCORE(1) /* Set the CORE_CLK to (4MHz)
	functionality. The watchdog	by dividing the SIRC (8MHz) by 2 */
	refresh is done periodically	SCG_RCCR_DIVBUS(1) /* Set the BUS_CLK
	using the LPIT interrupt. This	to (4MHz) by dividing the CORE_CLK (4MHz) by 1 */
\bigcirc	period should always be smaller than the application FTTI.	<pre>SCG_RCCR_DIVSLOW(3); /* Set the FLASH_CLK to (1MHz) by dividing the CORE_CLK (4MHz) by 4 */</pre>
		<pre>/* Set the PTD16 pin */ PTD->PTOR = 1 << RED_LED;</pre>
		<pre>/* Clear the flag which produced the interrupt */ LPIT0->MSR = LPIT_MSR_TIF0 MASK;</pre>
		ETTO-MOR - ETTIMOR_TTO_MACK,

	<pre>/* Enable the interrupts */ EnableInterrupts; } /* Restart the LPIT channel 1 */ LPIT_CH1_start(); }</pre>
	R
ORAF '	

2.8.8. Low Power Periodic Interrupt Timer (LPIT)

The LPIT is a timer with multiple channels that have a configurable 32 bit count which can trigger other modules on the device or trigger interrupts periodically. It has two modes of operation, the compare and the capture modes.

The table below summarizes how to implement the assumptions related to the LPIT section of the Safety Manual in section 5.6.10.

As	sumptions
Description	Code
When using the LPIT module, it should be used in such a way that a possible functional safety- relevant failure is detected by the Watchdog Timer (WDOG). Implementation	<pre>S32K1xx_CLK_LPIT_VLPS_WDOG -> WDOG.c void LPIT0_Ch0_IRQHandler(void) { /* Stop the LPIT channel 1 and get the counter value */ LPIT_CH1_current_value = LPIT_MAX_PERIOD - LPIT_CH1_stop();</pre>
SM_107 The LPIT handler is used to refresh the WDOG one a FTTI. Therefore if a fault occurs during the execution, the WDOG will timeout, trigger an interruption and reset the system.	SCG_RCCR_DIVBUS(1) /* Set the BUS_CLK to (4MHz) by dividing the CORE_CLK (4MHz) by 1 */ SCG_RCCR_DIVSLOW(3); /* Set the FLASH_CLK to (1MHz) by dividing the CORE_CLK (4MHz) by 4 */

2.8.9. Low Power Mode Monitoring

The table below summarizes how to implement the assumption related to the Low Power Mode Monitoring section of the Safety Manual in section 5.6.11.

		sumptions
	Description	Code S32K1xx CLK LPIT VLPS WDOG -> WDOG.c
	If application uses Low Power	S32K1XX_CLK_LP11_VLPS_WDOG -> WDOG.C
	mode, it is required to monitor	<pre>void LPIT0_Ch0_IRQHandler(void)</pre>
	the duration of LP mode. If the	<pre>{ /* Stop the LPIT channel 1 and get the counter</pre>
	system does not wakeup within	value */
	a specified period, the system will be reset by the monitoring	<pre>LPIT_CH1_current_value = LPIT_MAX_PERIOD - LPIT_CH1_stop();</pre>
	circuitry.	/* Verify if the LPIT interrupt flag caused the
	Implementation	interruption */
	Implementation	<pre>if(True == ((LPIT0->MSR & LPIT_MSR_TIF0_MASK) >> LPIT_MSR_TIF0_SHIFT))</pre>
		<pre>{ /* Disable the interrupts */ DisableInterrupts;</pre>
		<pre>/* Reconfiguration to restore the RUN mode after VLPS */</pre>
		SCG->RCCR = SCG_RCCR_SCS(2) /* Set the SIRC as the system clock source */
SM_082	While the systems is in Very Low Power Stop, the LPIT	SCG_RCCR_DIVCORE(1)/* Set the CORE_CLK to (4MHz)by dividing the SIRC(8MHz) by 2 */
	continues running and it is	<pre>SCG_RCCR_DIVBUS(1)</pre>
	configured to wake up the processor once every FTTI.	<pre>SCG_RCCR_DIVSLOW(3); /* Set the FLASH_CLK to (1MHz) by dividing the CORE_CLK (4MHz) by 4 */</pre>
	While the system is awake the watchdog is refreshed. If a	<pre>/* Set the PTD16 pin */ PTD->PTOR = 1 << RED_LED;</pre>
	problems occurs with the LPIT the watchdog will timeout and	<pre>/* Clear the flag which produced the interrupt */</pre>
	trigger an interruption and then a	<pre>LPIT0->MSR = LPIT_MSR_TIF0_MASK;</pre>
C	reset.	<pre>/* Refresh the WDOG */ WDOG->CNT = WDOG_REFRESH_VAL;</pre>
\bigcirc		<pre>/* Enable the interrupts */ EnableInterrupts; }</pre>
~		<pre>/* Restart the LPIT channel 1 */ LPIT_CH1_start(); }</pre>

2.8.10. Cyclic Redundancy Check (CRC)

The Cyclic Redundancy Check module generates 16/32 bits CRC code for error detection without using the CPU. It is useful for detecting corrupted data during transmission or storage. It has a programable polynomial and a transpose feature.

The table below summarizes how to implement the assumption related to the Cyclic Redundancy Check (CRC) section of the Safety Manual in section 5.6.12.

	Assumptions		
	Description	Code	
	Thesafety-relevantconfiguration registers shall bechecked at least once per FTTIto verify their proper content.Implementation	<pre>S32K1xx_ADC_CRC_PMC -> ADC.c /* Calculate the CFG2 CRC */ CRC_CFG2_result = CRC_32_bit(CRC_polynomial, CRC_seed, ADC0->CFG2); /* Verify the CRC */ if(CFG2_CRC_OFFLINE_VAL != CRC_CFG2_result) c</pre>	
SM_070	For the registers of the ADC a CRC is calculated offline and then recalculated after the registers are configured. A comparison is done between the offline and the online CRC result. This is done to verify that they match, if the do not match the system jumps to a safe state.	<pre>{ /* If they are different jump to the safe state */ ADC_safe_state(); /* Calculate the SC1 CRC */ CRC_SC1_result = CRC_32_bit(CRC_polynomial, CRC_seed, ADC0->SC1[0]); /* Verify the CRC */ if(SC1_CRC_OFFLINE_VAL != CRC_SC1_result) { /* If they are different jump to the safe state */ ADC_safe_state(); } }</pre>	
8			

Peripheral

2.9.1. Communications

For any communication peripheral used in a safety relevant application the software needs to provide the safety measures to ensure they meet the safety requirements. A proper fault tolerant communication layer should be implemented for each protocol.

The table below summarizes how to implement the assumption related to the Communications section of the Safety Manual in section 5.7.1.

	Ass	sumptions
	Description	Code
	It is recommended that	
	communication over CAN interfaces is to be protected by a	
	fault-tolerant communication	
	protocol.	
	Implementation	
SM_051	The CAN physical layer in the	NA
	S32K1xx family is capable of	
	handling errors. The CAN frame	
	has checksums that detect if	
	there is an erroneous bit in the	
	data transfer. There is also an	
	Error Counter that disables the	
	node when it detects 255 errors.	

2.9.2. I/O functions

The functional safety relevant peripherals must be ensured by the application. They are assumed to be used redundantly, to ensure that the information is transmitted or received correctly. Many approaches exist, therefore, it can be chosen the one that best fits the application requirements.

The table below summarizes how to implement the assumption related to the I/O functions section of the Safety Manual in section 5.7.2.

		sumptions	
	Description	Code	
SM_133	Comparisonofresponsibility of the applicationsoftware, as no hardwaremechanism is provided for this.ImplementationTo achieve redundancy, multipleperipherals are used to read thesame signal. Then the values arecompared to verify the correctfunctionality of those GPIOs.For this assumption three FTMchannels were used. One asPWM generator and two as inputcapture. They are used tomeasure the period of a PWMsignal. Both periods arecompared, they should be equal.	<pre>S32K1xx_FTM -> ADC.c /* Infinite loop */ for(;;) { /* Save the last edges */ Past_rising_edge_0 = Rising_edge_0; Past_rising_edge_1 = Rising_edge_1; /* Verify if a rising edge was detected */ Rising_edge_0 = FTM0_CH6_input_capture(); /* Verify if a rising edge was detected */ Rising_edge_1 = FTM1_CH3_input_capture(); /* Verify if edges were detected */ Rising_edge_1 = Rising_edge_0) { /* Calculate the PWM period */ Edge_to_edge_0 = Rising_edge_0 - Past_rising_edge_0; Edge_to_edge_1 = Rising_edge_1 - Past_rising_edge_1; if(Edge_to_edge_0 != Edge_to_edge_1) { /* Jump to the safe state if the periods are not equal */ Safe_state(); } } } </pre>	
		}	
	Description	Code	
SM_137	When safety functions use digital input, system level functional safety mechanisms have to be implemented to achieve required functional safety integrity.	<pre>S32K1xx_FTM -> ADC.c /* Infinite loop */ for(;;) { /* Save the last edges */ Past_rising_edge_0 = Rising_edge_0; Past_rising_edge_1 = Rising_edge_1;</pre>	
×	Implementation	<pre>/* Verify if a rising edge was detected */</pre>	
	In this case it is consider that the PWM that is being produced with the FTM is safety relevant.	<pre>Rising_edge_0 = FTM0_CH6_input_capture(); /* Verify if a rising edge was detected */ Rising_edge_1 = FTM1_CH3_input_capture(); /* Verify if edges were detected */</pre>	
	Therefore it should be covered	<pre>/* Verify if edges were detected */ if(False != (Rising_edge_0 & Rising_edge_0))</pre>	
	Annlicatio	on Notes Rev. n. 01/2020	

with a functional level mechanism. A redundancy check between two channels from different FTMs is performed to ensure the correct functionality.	<pre>/* Calculate the PWM period */ Edge_to_edge_0 = Rising_edge_0 - Past_rising_edge_0; Edge_to_edge_1 = Rising_edge_1 - Past_rising_edge_1;</pre>
---	---

2.9.3. Analog to Digital Converter (ADC)

The ADC module is not fully covered by functional safety, therefore, the software application must ensure that the needed safety level is achieved.

The table below summarizes how to implement the assumption related to the Analog to Digital Converter (ADC) section of the Safety Manual in section 5.7.4.

	Ass	sumptions
	Description	Code
	When Analog-to-Digital	S32K1xx_ADC_CRC_PMC -> main.c
	Converter (ADC) of the	/* Start the ADC self-calibration sequence */
	S32K1xx are used in a safety	ADC_self_calibration();
	function, suitable system level	S32K1xx_ADC_CRC_PMC -> ADC.c
	functional safety integrity measures must be implemented once per L-FTTI.	<pre>void ADC_self_calibration(void) { /* Enable FIRCDIV 1 and 2 */</pre>
	Implementation	<pre>SCG->FIRCDIV = SCG_FIRCDIV_FIRCDIV2(1) SCG_FIRCDIV_FIRCDIV1(1);</pre>
SM_130	When the ADC is used in a safety relevant application, the calibration function should be used. This is done to ensure the correct functionality of the ADC. This calibration should be done once after every reset.	<pre>/* Disable the clock for the ADC0 to make changes */ PCC->PCCn[PCC_ADC0_INDEX] &= ~PCC_PCCn_CGC_MASK; /* Select the FIRCDIV2_CLK as clock source */ PCC->PCCn[PCC_ADC0_INDEX] = PCC_PCCn_PCS(3); /* Enable the clock for the ADC0 */ PCC->PCCn[PCC_ADC0_INDEX] = PCC_PCCn_CGC_MASK ADC0->SC3 = ADC_SC3_CAL_MASK /* Start calibration sequence */</pre>

2.9.4. Asynchronous Wake-up Interrupt Controller (AWIC) / External NMI

The table below summarizes how to implement the assumption related to the Asynchronous Wake-up Interrupt Controller (AWIC) / External section of the Safety Manual in section 5.7.5.

		sumptions
	Description	Code
	If external NMI and Wake-up	S32K1xx_CLK_LPIT_VLPS_WDOG -> main.c
	are used as a safety mechanism,	void LPIT0_IRQHandler(void)
	especially if waking up within a	{
	certain timespan or at all is	<pre>/* Stop the LPIT channel 1 and get the counter value which is equal to the time it took the MCU to</pre>
	considered safety-relevant, it is	wake up from VLPS */
	required to implement	<pre>LPIT_CH1_current_value = LPIT_MAX_PERIOD - LPIT_CH1_stop();</pre>
	corresponding system level	
	measures to detect latent faults	<pre>/* Verify if the LPIT interrupt flag caused the interruption *</pre>
	in the AWIC.	<pre>interruption */ if(True == ((LPIT0->MSR & LPIT_MSR_TIF0_MASK)</pre>
	Implementation	>> LPIT_MSR_TIF0_SHIFT))
	A	<pre>{ /* Disable the interrupts */</pre>
		DisableInterrupts;
		/* Reconfiguration to restore the RUN
		mode after VLPS */
		<pre>SCG->RCCR = SCG_RCCR_SCS(2) /* Set the SIRC as the system clock source */</pre>
		/ Set the Sike as the system clock source /
SM 120		SCG_RCCR_DIVCORE(1) /* Set the CORE_CLK to (4MHz) by dividing the SIRC (8MHz) by 2 */
SM_126		by dividing the SIRC (8MHz) by 2 */
	A LPIT channel is used to	SCG_RCCR_DIVBUS(1) /* Set the BUS_CLK
	measure the timespan it takes to	to (4MHz) by dividing the CORE_CLK (4MHz) by 1 */
	another LPIT channel to wake	<pre>SCG_RCCR_DIVSLOW(3); /* Set the FLASH_CLK to (1MHz)</pre>
	up the MCU from VLPS. The	by dividing the CORE_CLK (4MHz) by 4 */
	timespan value is application	/* Set the PTD16 pin */
	dependent but should be one per	<pre>PTD->PTOR = 1 << RED_LED;</pre>
	FTTI. The time measured using	/* Clear the flag which produced the
	the LPIT should be less than the	interrupt */
	application timespan.	LPIT0->MSR = LPIT_MSR_TIF0_MASK;
	approation timespuit.	(* Refrech the UDOC */
		<pre>/* Refresh the WDOG */ WDOG->CNT = WDOG_REFRESH_VAL;</pre>
		<pre>/* Enable the interrupts */ EnableInterrupts;</pre>
		}
		<pre>/* Restart the LPIT channel 1 */ LDIT CH1 start();</pre>
		<pre>LPIT_CH1_start(); }</pre>

3. References

- 1. S32K1xx Series Safety Manual Rev. 4, 09/2018, by NXP Semiconductors.
- 2. <u>S32K1xx Series Reference Manual</u> Rev. 9, 09/2018, by NXP Semiconductors.
- 3. <u>S32K1xx Data Sheet</u> Rev. 9, 09/2018, by NXP Semiconductors.
- 4. <u>S32K1xx ADC guidelines, spec and configuration</u> Rev. 0, 08/2018, by NXP Semiconductors.
- 5. <u>S32K1xx ECC Error Handling</u> Rev. 0, 07/2019, bye NXP Semiconductors.

ORAF, ONLY INTERMAL

VRoHS



How to Reach Us:

Home Page: nxp.com

Web Support: nxp.com/support Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

Registered trademarks: NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE,

JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners.

ARM, the ARM logo, and Cortex are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. mbed is a trademark of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved.

IEEE nnn, nnn, and nnn are registered trademarks of the Institute of Electrical and Electronics Engineers, Inc. (IEEE). This product is not endorsed or approved by the IEEE. Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. (Add contract language here, as necessary.)

© 2016 NXP B.V.

Document Number: AN000000000000001

Rev. n



COMPANY PROPRIETARY COMPANY INTERNAL PRELIMINARY