





REVISIONS			
REV	DESCRIPTION	DATE	APPROVED
1	- Reorder RefDes, Release proto build	10/22/2014	
1c	- Install JP5 hdr; sht 2 - Change value of R8 & R9 to 750ohm; sht 4	11/13/2014	
A	- Release to production; no change from rev 1c	12/4/2014	



CONTRACT NO.		LINK2 LPC432x		
APPROVALS	DATE	NXP Semiconductors		
DRAWN	d.consiglio	411 E. Plumeria Dr		
CHECKED		San Jose, CA 95134		
ISSUED	12/04/14	SIZE	FSCM NO.	DWG. NO.
		D		LPCX1125 LQFP48
		SCALE		REV A
				SHEET 1 OF 05

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED






LPC4322 Boot mode
DFU USB0 = B3:0 = 0101

Buffer Pwr Select (JP2)
On-board Target 1 - 2 (default)
Off-board Target 2 - 3

Target to debug location (JP1)
On-board Target - open (default)
Off-board Target - short

Target (LPC1125) SWD Debug



LPC1125 Target
does not have trace.



CONTRACT NO.		LINK LPC432x Peripheral		
APPROVALS	DATE	NXP Semiconductors		
DRAWN d.consiglio	11/13/2014	411 E. Plumeria Dr San Jose, CA 95134 www.standardics.nxp.com/microcontrollers/		
CHECKED		SIZE	FSCM NO.	DWG. NO.
ISSUED	12/04/14	D		LPCX1125 LQFP48
		SCALE		SHEET 2 OF 05







REVISIONS			
REV	DESCRIPTION	DATE	APPROVED

Target External Vin 5V



CONTRACT NO.		Target LPC1125 Power			
APPROVALS	DATE	NXP Semiconductors 411 E. Plumeria Dr San Jose, CA 95134 www.standardics.nxp.com/microcontrollers/			
DRAWN	d.consiglio 11/13/2014				
CHECKED					
ISSUED	12/04/14				
		SIZE	FSCM NO.	DWG. NO.	REV
		D		LPCX1125 LQFP48	A
		SCALE			SHEET 3 OF 05

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED




Pin	Signal	Pin	Signal
SHT 2, 6	P0_1-CT32B0_MAT2-ISP_EN	4	RESETn/P0_0
SHT 5	BRIDGE_SSEL	10	P0_2/SSP0_SSEL/CT16B0_CAP0/ADC_PIN_TRIG0
SHT 6	P0_3-U2_RXD	14	P0_3//U2_RXD
SHT 5	P0_4-I2C0_SCL	15	P0_4/I2C0_SCL
SHT 5, 6	P0_5-I2C0_SDA	16	P0_5/I2C0_SDA
SHT 5, 6	BRIDGE_SCK	22	P0_5/I2C0_SDA
SHT 5	P0_6/SSP0_SCK/U1_TXD	23	P0_6/SSP0_SCK/U1_TXD
SHT 6	P0_7-ADC_PIN_TRIG1	26	P0_7/U0_CTS/ADC_PIN_TRIG1/U1_RXD
SHT 5	BRIDGE_MISO	26	P0_8/SSP0_MISO/CT16B0_MAT0//ADC_PIN_TRIG2
SHT 5	BRIDGE_MOSI	27	P0_9/SSP0_MOSI/CT16B0_MAT1//ADC_PIN_TRIG3
SHT 2	SWDCLK_TRGT	28	SWCLK/P0_10/SSP0_SCK/CT16B0_MAT2
SHT 6	P0_11-CT32B0_MAT3	30	R/P0_11/ADC_7/CT32B0_MAT3
SHT 6	P1_0-ADC6	31	R/P1_0/ADC_6/CT32B1_CAP0
SHT 6	P1_1-CT32B1_MAT0-RED	32	R/P1_1/ADC_5/CT32B1_MAT0
SHT 6	P1_2-CT32B1_MAT1-GRN	35	R/P1_2/ADC_4/CT32B1_MAT1
SHT 2	IF_SWDIO_TRGT	38	SWDIO/P1_3/ADC_3/CT32B1_MAT2
SHT 6	P1_4-WAKEUP-CT32B1_MAT3-BLUE	39	P1_4/WAKEUP/ADC_2/CT32B1_MAT3
SHT 6	P1_5	45	P1_5/U0_RTS/CT32B0_CAP0
SHT 2	TO_MUX_P1_6-ISP_RX	46	P1_6/U0_RXD/CT32B0_MAT0
SHT 2	P1_7-ISP_TX	47	P1_7/U0_TXD/CT32B0_MAT1
SHT 2, 5	P1_8-U2_TXD	9	P1_8/CT16B1_CAP0//U2_TXD
SHT 6	P1_9-SPI1_MOSI-CT16B1_MAT0	17	P1_9/CT16B1_MAT0/SSP1_MOSI
SHT 6	P1_10-ADC8	29	P1_10/ADC_8/CT16B1_MAT1/SSP1_MISO
SHT 6	P1_11-ADC1	42	P1_11/ADC_1/CT32B1_CAP1


CONTRACT NO.		Target LPC1125 Peripheral	
APPROVALS	DATE	NXP Semiconductors 411 E. Plumeria Dr San Jose, CA 95134 www.standardics.nxp.com/microcontrollers/	
DRAWN	11/13/2014		
CHECKED		SIZE	D
ISSUED	12/04/14	DWG. NO.	LPCX1125 LQFP48
		REV	A
		SCALE	SHEET 4 OF 05

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED


SPI / I2C brdge header (PMOD compatible)



UART to FTDI USB



Arduino Shield receptacles R4



CONTRACT NO.		Pmod / FTDI / Arduino	
APPROVALS	DATE	NXP Semiconductors 411 E. Plumeria Dr San Jose, CA 95134 www.standardics.nxp.com/microcontrollers/	
DRAWN	d.consiglio		
CHECKED	11/13/2014		
ISSUED	12/04/14	SIZE / FSCM NO.	DWG. NO.
		LPCX1125 LQFP48	
		SCALE	SHEET 5 OF 05