All Activity

Trending
Mohan kumar
Hi,   I am trying to validate the working of FlexRAM and EEPROM backup(E-Flash).   First I executed below commands and made sure partitions are successful.     Then to make FlexRAM available for EEPROM, I executed below command,    FCCOB0 = 0x81   As per my understanding, if I perform any write operation on 0x1400_0000(FlexRAM base… (Show more)
in S32K
Trending
Sooraj S
I have attached the ERROR Log . Here is a pastebin link of the log , for someone like me who hates downloading attachments. Build machine os : Arch Linux (Manjaro varient) Build steps   $ repo init -u git://git.freescale.com/imx/fsl-arm-yocto-bsp.git -b imx-4.1-krogoth -m imx-4.1.15-2.0.0.xml $ repo sync $ DISTRO=fsl-imx-x11 MACHINE=imx6qsabresd… (Show more)
in i.MX Community
Trending
Surendra Dhobale
Hello,     We are trying to do the can communication on the imx6ul based custom board. But communication is not happening. As imx6ul has inbuild flexcan controller, we are using the flexcan driver.( i tried on linux kernel 4..1.15 and 4.9 also) Driver is loaded/probe correctly.   Unable to receive/transmit data with vector CAN alyser.   To… (Show more)
in i.MX Community
Trending People
Trending
Ayyappadas ps
hi all;         i want to read 17bytes continually from a slave i2c device.        i am getting an error saying the "host stop reading before 17 bytes" from status flag     How to slove it?###
in i.MX Community
Trending
Daiane Angolini
Preparing host environmentFor virtual machine (VirtualBox): Please set memory size minimal to 1GB and disk size to 32GB. (24Feb2014 Ubuntu 12.04LTS) First, make sure your host PC has the required packages to run Yocto   Ubuntu The essential packages you need for a supported Ubuntu distribution are shown in the following command:   …
in i.MX Community
Matters Most
MANUEL MORENO-EGUILAZ
Hi, I am trying to enable interrupts on CAN reception (S32k144 EVB) with the folowing code:   void NVIC_init_IRQs (void) {   S32_NVIC->ICPR[1] = 1 << (CAN0_ORed_0_15_MB_IRQn % 32);  /* IRQ81 CAN0 channel: clear any pending IRQ */   S32_NVIC->ISER[1] = 1 << (CAN0_ORed_0_15_MB_IRQn % 32);  /* IRQ81 CAN0 channel: enable IRQ */  … (Show more)
in S32K
Matters Most
vikash chandola
I want to read the value of DCFG_RSTRQSR1 CPU register for P2040 CPU while running specific appilcation. Codewarrior user manual specifies that one can read CPU register while debugging. However executable cannot be debugged on P2040 CPU. Hence I want to know is it possible to read DCFG_RSTRQSR1 register while the application executes in normal… (Show more)
in QorIQ Processing Platforms