FAQs
English (US) 日本語 | Japanese 中文 | Chinese (Simplified)

iMX6SL Custom Board Bring-Up Kernel Panic

cancel
Turn on suggestions
Auto-suggest helps you quickly narrow down your search results by suggesting possible matches as you type.
Showing results for 
Show  only  | Search instead for 
Did you mean: 

iMX6SL Custom Board Bring-Up Kernel Panic

‎10-28-2016 03:54 AM
676 Views
nigelevans
Contributor III

Hi,

Hoping someone can help point me in the right direction for the error in the attached log file.

Thanks!

ALSA device list:
#0: imx-spdif
Unable to handle kernel NULL pointer dereference at virtual address 00000000
pgd = 80004000
[00000000] *pgd=00000000
Internal error: Oops: 805 [#1] PREEMPT SMP ARM
Modules linked in:
CPU: 0 PID: 1 Comm: swapper/0 Not tainted 3.10.53-g8da2e4e #22
task: bc080000 ti: bc084000 task.ti: bc084000
PC is at _fw_end+0xe5018/0xf09c7
LR is at _raw_spin_lock_irqsave+0x18/0x58
pc : [<80c0b4c4>] lr : [<807e6ad4>] psr: 60000193
sp : bc085e68 ip : efcdab89 fp : 00000000
r10: 80f06c38 r9 : 80ed2ca8 r8 : 00000040
r7 : 00000004 r6 : bc085f36 r5 : 80000113 r4 : 80f06c4c
r3 : 000000ba r2 : 000000ba r1 : 00000000 r0 : 00000000
Flags: nZCv IRQs off FIQs on Mode SVC_32 ISA ARM Segment kernel
Control: 10c53c7d Table: 8000404a DAC: 00000015

PC: 0x80c0b444:
b444 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
b464 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
b484 00000000 00000000 00000000 18000000 00000e50 20000000 00000e66 28000000
b4a4 00000e7a 30000000 00000e8c 38000000 00000e9e 40000000 00000ead 48000000
b4c4 00000eb9 50000000 00000ec3 58000000 00000ecd 60000000 00000ed7 68000000
b4e4 00000ee1 70000000 00000eeb 78000000 00000ef5 80000000 00000eff 16000000
b504 00000000 00000000 00000000 00000000 00000000 00010000 00000000 00000000
b524 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000

LR: 0x807e6a54:
6a54 e3c23d7f e3c3303f e5933000 e3130002 08bd8008 e8bd4008 eafffc34 e92d4010
6a74 e1a04000 e3a00001 ebe1b512 e1943f9f e2832801 e1841f92 e3310000 1afffffa
6a94 e1a02823 e6ff3073 e1530002 0a000003 e320f002 e1d430b0 e1530002 1afffffb
6ab4 f57ff05f e8bd8010 e92d4038 e1a04000 e10f5000 f10c0080 e3a00001 ebe1b4fd
6ad4 e1943f9f e2832801 e1841f92 e3310000 1afffffa e1a02823 e6ff3073 e1530002
6af4 0a000003 e320f002 e1d430b0 e1530002 1afffffb f57ff05f e1a00005 e8bd8038
6b14 e92d4010 e1a04000 f10c0080 e3a00001 ebe1b4e8 e1943f9f e2832801 e1841f92
6b34 e3310000 1afffffa e1a02823 e6ff3073 e1530002 0a000003 e320f002 e1d430b0

SP: 0xbc085de8:
5de8 2f09fc63 0000003a 0000001a 00000014 0000000e 00000099 0000007b bc085e2c
5e08 00000000 80c0b4c4 60000193 ffffffff bc085e54 8000dc58 00000000 00000000
5e28 000000ba 000000ba 80f06c4c 80000113 bc085f36 00000004 00000040 80ed2ca8
5e48 80f06c38 00000000 efcdab89 bc085e68 807e6ad4 80c0b4c4 60000193 ffffffff
5e68 c3d2e1f0 80fc48fc 80f06c4c 80392de0 0000000e 67452301 efcdab89 98badcfe
5e88 10325476 c3d2e1f0 00000000 00000000 00000000 00000000 00000000 00000000
5ea8 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
5ec8 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000

IP: 0xefcdab09:
ab08 ******** ******** ******** ******** ******** ******** ******** ********
ab28 ******** ******** ******** ******** ******** ******** ******** ********
ab48 ******** ******** ******** ******** ******** ******** ******** ********
ab68 ******** ******** ******** ******** ******** ******** ******** ********
ab88 ******** ******** ******** ******** ******** ******** ******** ********
aba8 ******** ******** ******** ******** ******** ******** ******** ********
abc8 ******** ******** ******** ******** ******** ******** ******** ********
abe8 ******** ******** ******** ******** ******** ******** ******** ********
ac08 ******** ******** ******** ******** ******** ******** ******** ********

R4: 0x80f06bcc:
6bcc 80fc492c 80dba92c 00000000 00000001 00890089 00000026 00001eae 00000000
6bec 00000000 00000000 00000000 00000000 00000040 00000080 80f06d90 80fc4bac
6c0c 80d927b0 80f06bc8 00000001 00020002 00000012 00000b36 00000000 00000000
6c2c 00000000 00000000 00000000 80f06d90 80fc4b2c 80d927a4 80f06bc8 00000000
6c4c 00bb00ba 00000016 000033b5 00000000 00000004 00000000 00000000 00000000
6c6c 80d92748 80f06d68 00000004 00000124 00000000 8003752c 00000000 00000000
6c8c 00000000 80d92754 80f06be8 00000004 00000124 00000000 8003752c 00000000
6cac 00000000 00000000 80d92764 80f06bfc 00000004 000001a4 00000000 80037414

R5: 0x80000093:
0090 20c5414d 9c8fea5b 00438406 8cfb5d4a c399f070 a1f6b02c 094a0365 20454fd8
00b0 82afc1e2 0d1c5df0 ac13bafa a56b83ee 3e30890d 05845264 0a2910d6 8bb6784c
00d0 768115d5 a65c5adc ec64861c 4ff672ca 4e86ae6b 02298a5a 976c7122 0e13c655
00f0 de824ee8 089ce54c 92042042 f658ce98 b9b6a5a0 41d302e1 04c69642 c1d026b2
0110 9e17dab0 847d6157 8bd68317 50339105 42b45933 93818407 900211c4 200a1a51
0130 48c0310e 5ce13e46 07709480 70e3bec6 030deb44 430d3408 3024ef81 a81a0804
0150 563c44a4 43029000 6f732a24 cfb48a0f 25951232 2ec5ea3a a54cb76f 5198a18f
0170 b7215054 0afa1360 c65cc997 894816e3 d51c8968 03023155 8e1a2b02 2ce2b43e
0190 1b24b91e ba074255 36a6c0cd 3d272ae4 85da2f6c dd881eac 55824602 868e4c6c

R6: 0xbc085eb6:
5eb4 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
5ed4 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
5ef4 00000000 00000000 00000000 00000000 00000000 00000000 00000000 80fc48c0
5f14 80fc48fc 80f06c38 00000004 00000004 00000040 bc085f36 803932b4 00000000
5f34 13530000 92f67a22 1fe49d41 80d459d8 80ec7484 00000007 80ec7464 80f5a480
5f54 80e80428 0000016f 80393310 00000000 80e80428 80ed2ca8 80393f84 80ed2ca8
5f74 80e80ba8 00000007 00000007 80e80428 80053ac0 00000000 807d8f60 00000000
5f94 00000000 00000000 00000000 00000000 807d8f68 00000000 8000e158 00000000
5fb4 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000

R9: 0x80ed2c28:
2c28 80ec1d3c 80e82e50 80e833b4 80e97a10 8002d788 80e9b998 80e9d534 80e9d594
2c48 80e9d6fc 80e9dac4 80e9db30 80ea0358 80ea3154 80ea666c 80ea993c 80eabc1c
2c68 80ead1f8 803b1fec 80eaf518 80eb11e4 80eb19a0 80eb1d78 80eb20c4 80eb2e7c
2c88 80eb6480 80eb6534 80ebaa74 80ebab90 80ebc9a0 8061e9f0 80eb7060 80eb73d8
2ca8 80eac6f4 80ea83ac 37303730 30303130 32303030 30303144 31343030 30304445
2cc8 30303030 30303030 30303030 30303030 30303030 36353230 33394138 30303341
2ce8 30303030 30303030 30303030 30303330 30303030 30303130 30303030 30303030
2d08 30303030 30303030 30303030 30303430 30303030 65643030 00000076 37303730

R10: 0x80f06bb8:
6bb8 80f06bb4 00150015 80f06bc0 80f06bc0 80f06d78 80fc492c 80dba92c 00000000
6bd8 00000001 00890089 00000026 00001eae 00000000 00000000 00000000 00000000
6bf8 00000000 00000040 00000080 80f06d90 80fc4bac 80d927b0 80f06bc8 00000001
6c18 00020002 00000012 00000b36 00000000 00000000 00000000 00000000 00000000
6c38 80f06d90 80fc4b2c 80d927a4 80f06bc8 00000000 00bb00ba 00000016 000033b5
6c58 00000000 00000004 00000000 00000000 00000000 80d92748 80f06d68 00000004
6c78 00000124 00000000 8003752c 00000000 00000000 00000000 80d92754 80f06be8
6c98 00000004 00000124 00000000 8003752c 00000000 00000000 00000000 80d92764
Process swapper/0 (pid: 1, stack limit = 0xbc084238)
Stack: (0xbc085e68 to 0xbc086000)
5e60: c3d2e1f0 80fc48fc 80f06c4c 80392de0 0000000e 67452301
5e80: efcdab89 98badcfe 10325476 c3d2e1f0 00000000 00000000 00000000 00000000
5ea0: 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
5ec0: 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
5ee0: 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
5f00: 00000000 00000000 00000000 00000000 80fc48c0 80fc48fc 80f06c38 00000004
5f20: 00000004 00000040 bc085f36 803932b4 00000000 13530000 92f67a22 1fe49d41
5f40: 80d459d8 80ec7484 00000007 80ec7464 80f5a480 80e80428 0000016f 80393310
5f60: 00000000 80e80428 80ed2ca8 80393f84 80ed2ca8 80e80ba8 00000007 00000007
5f80: 80e80428 80053ac0 00000000 807d8f60 00000000 00000000 00000000 00000000
5fa0: 00000000 807d8f68 00000000 8000e158 00000000 00000000 00000000 00000000
5fc0: 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
5fe0: 00000000 00000000 00000000 00000000 00000013 00000000 6c985055 a3e5c064
Code: 00000e9e 40000000 00000ead 48000000 (00000eb9)
---[ end trace b90dcb1b16b92d5c ]---

Labels (1)
Labels
0 Kudos
Reply
2 Replies

‎10-28-2016 04:30 PM
536 Views
igorpadykov
NXP Employee
NXP Employee

Hi nigel

please run ddr test

https://community.freescale.com/docs/DOC-105652 

and rebuild uboot (updating  its *.cfg file with new calibration coefficients

found from ddr test). For debugging one can use AN4553

Using Open Source Debugging Tools for Linux on i.MX Processors   

http://cache.nxp.com/files/32bit/doc/app_note/AN4553.pdf 

Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 Kudos
Reply

‎10-31-2016 03:37 AM
536 Views
nigelevans
Contributor III

Hi Igor,

I have run DDR calibration and stress test. I assume the following two values are what I need to modify in u-boot cfg file?

Read calibration
MPRDDLCTL PHY0 (0x021b0848) = 0x403A4846

Write calibration
MPWRDLCTL PHY0 (0x021b0850) = 0x3838382C

Here are the results:

Calibration:

============================================
DDR Stress Test (2.6.0)
Build: Oct 24 2016, 15:28:44
NXP Semiconductors.
============================================

============================================
Chip ID
CHIP ID = i.MX6 SoloLite (0x60)
Internal Revision = TO1.2
============================================

============================================
Boot Configuration
SRC_SBMR1(0x020d8004) = 0x00002c40
SRC_SBMR2(0x020d801c) = 0x02000001
============================================

ARM Clock set to 1GHz

============================================
DDR configuration
DDR type is LPDDR2 in 1-channel mode.
Data width: 32, bank num: 8
Row size: 14, col size: 10
Both chip select CSD0 and CSD1 are used
Density per chip select: 512MB
Density per channel: 1024MB
============================================

Current Temperature: 57
============================================

DDR Freq: 396 MHz

Note: Array result[] holds the DRAM test result of each byte.
0: test pass. 1: test fail
4 bits respresent the result of 1 byte.
result 0001:byte 0 fail.
result 0011:byte 0, 1 fail.

Starting Read calibration...

ABS_OFFSET=0x00000000 result[00]=0x1111
ABS_OFFSET=0x04040404 result[01]=0x1111
ABS_OFFSET=0x08080808 result[02]=0x1111
ABS_OFFSET=0x0C0C0C0C result[03]=0x1111
ABS_OFFSET=0x10101010 result[04]=0x1111
ABS_OFFSET=0x14141414 result[05]=0x1111
ABS_OFFSET=0x18181818 result[06]=0x1011
ABS_OFFSET=0x1C1C1C1C result[07]=0x0011
ABS_OFFSET=0x20202020 result[08]=0x0011
ABS_OFFSET=0x24242424 result[09]=0x0000
ABS_OFFSET=0x28282828 result[0A]=0x0000
ABS_OFFSET=0x2C2C2C2C result[0B]=0x0000
ABS_OFFSET=0x30303030 result[0C]=0x0000
ABS_OFFSET=0x34343434 result[0D]=0x0000
ABS_OFFSET=0x38383838 result[0E]=0x0000
ABS_OFFSET=0x3C3C3C3C result[0F]=0x0000
ABS_OFFSET=0x40404040 result[10]=0x0000
ABS_OFFSET=0x44444444 result[11]=0x0000
ABS_OFFSET=0x48484848 result[12]=0x0000
ABS_OFFSET=0x4C4C4C4C result[13]=0x0000
ABS_OFFSET=0x50505050 result[14]=0x0000
ABS_OFFSET=0x54545454 result[15]=0x0000
ABS_OFFSET=0x58585858 result[16]=0x0000
ABS_OFFSET=0x5C5C5C5C result[17]=0x0000
ABS_OFFSET=0x60606060 result[18]=0x0100
ABS_OFFSET=0x64646464 result[19]=0x0100
ABS_OFFSET=0x68686868 result[1A]=0x1100
ABS_OFFSET=0x6C6C6C6C result[1B]=0x1101
ABS_OFFSET=0x70707070 result[1C]=0x1111
ABS_OFFSET=0x74747474 result[1D]=0x1111
ABS_OFFSET=0x78787878 result[1E]=0x1111
ABS_OFFSET=0x7C7C7C7C result[1F]=0x1111

Byte 0: (0x24 - 0x68), middle value:0x46
Byte 1: (0x24 - 0x6c), middle value:0x48
Byte 2: (0x18 - 0x5c), middle value:0x3a
Byte 3: (0x1c - 0x64), middle value:0x40

MMDC0 MPRDDLCTL = 0x403A4846

Starting Write calibration...

ABS_OFFSET=0x00000000 result[00]=0x1111
ABS_OFFSET=0x04040404 result[01]=0x1110
ABS_OFFSET=0x08080808 result[02]=0x1110
ABS_OFFSET=0x0C0C0C0C result[03]=0x0000
ABS_OFFSET=0x10101010 result[04]=0x0000
ABS_OFFSET=0x14141414 result[05]=0x0000
ABS_OFFSET=0x18181818 result[06]=0x0000
ABS_OFFSET=0x1C1C1C1C result[07]=0x0000
ABS_OFFSET=0x20202020 result[08]=0x0000
ABS_OFFSET=0x24242424 result[09]=0x0000
ABS_OFFSET=0x28282828 result[0A]=0x0000
ABS_OFFSET=0x2C2C2C2C result[0B]=0x0000
ABS_OFFSET=0x30303030 result[0C]=0x0000
ABS_OFFSET=0x34343434 result[0D]=0x0000
ABS_OFFSET=0x38383838 result[0E]=0x0000
ABS_OFFSET=0x3C3C3C3C result[0F]=0x0000
ABS_OFFSET=0x40404040 result[10]=0x0000
ABS_OFFSET=0x44444444 result[11]=0x0000
ABS_OFFSET=0x48484848 result[12]=0x0000
ABS_OFFSET=0x4C4C4C4C result[13]=0x0000
ABS_OFFSET=0x50505050 result[14]=0x0000
ABS_OFFSET=0x54545454 result[15]=0x0000
ABS_OFFSET=0x58585858 result[16]=0x0001
ABS_OFFSET=0x5C5C5C5C result[17]=0x0001
ABS_OFFSET=0x60606060 result[18]=0x0001
ABS_OFFSET=0x64646464 result[19]=0x0001
ABS_OFFSET=0x68686868 result[1A]=0x1111
ABS_OFFSET=0x6C6C6C6C result[1B]=0x1111
ABS_OFFSET=0x70707070 result[1C]=0x1111
ABS_OFFSET=0x74747474 result[1D]=0x1111
ABS_OFFSET=0x78787878 result[1E]=0x1111
ABS_OFFSET=0x7C7C7C7C result[1F]=0x1111

Byte 0: (0x04 - 0x54), middle value:0x2c
Byte 1: (0x0c - 0x64), middle value:0x38
Byte 2: (0x0c - 0x64), middle value:0x38
Byte 3: (0x0c - 0x64), middle value:0x38

MMDC0 MPWRDLCTL = 0x3838382C


MMDC registers updated from calibration

Read calibration
MPRDDLCTL PHY0 (0x021b0848) = 0x403A4846

Write calibration
MPWRDLCTL PHY0 (0x021b0850) = 0x3838382C


Success: DDR calibration completed!!!

STRESS TEST: 

============================================
DDR Stress Test (2.6.0)
Build: Oct 24 2016, 15:28:44
NXP Semiconductors.
============================================

============================================
Chip ID
CHIP ID = i.MX6 SoloLite (0x60)
Internal Revision = TO1.2
============================================

============================================
Boot Configuration
SRC_SBMR1(0x020d8004) = 0x00002c40
SRC_SBMR2(0x020d801c) = 0x02000001
============================================

ARM Clock set to 1GHz

============================================
DDR configuration
DDR type is LPDDR2 in 1-channel mode.
Data width: 32, bank num: 8
Row size: 14, col size: 10
Both chip select CSD0 and CSD1 are used
Density per chip select: 512MB
Density per channel: 1024MB
============================================


DDR Stress Test Iteration 1
Current Temperature: 58
============================================

DDR Freq: 396 MHz
t0.1: data is addr test
t0: memcpy11 SSN test
t1: memcpy8 SSN test
t2: byte-wise SSN test
t3: memcpy11 random pattern test
t4: IRAM_to_DDRv2 test
t5: IRAM_to_DDRv1 test
t6: read noise walking ones and zeros test


Success: DDR Stress test completed!!!

0 Kudos
Reply