Unused DDR pins of iMX6 dual lite

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

Unused DDR pins of iMX6 dual lite

911 Views
vivekr
Contributor I

Hi all,

I have the following question. Please let me know your comments.

I am using iMX6 Dual lite processor and it has a 64 bit DDR interface.Due to PCB space constraints I am about to use 32bit DDR interface instead of 64bit.

Is it ok leave to leave the unused pins of iMX6(DRAM_SDCLK,nDRAM_SDCLK,DRAM_D, DRAM_DQM, DRAM_SDQS and nDRAM_SDQS)  floating?

Thank you,

Vivek

Labels (1)
0 Kudos
3 Replies

559 Views
Yuri
NXP Employee
NXP Employee

Hello,

according to section 5 (DRAM interface requirements for migration) of AN4397,
unused pins may be left free.  

http://cache.freescale.com/files/32bit/doc/app_note/AN4397.pdf

Note, clocks are outputs and may left free too.


Have a great day,
Yuri

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 Kudos

559 Views
vivekr
Contributor I

Dear Yuri,

Thanks for your reply.

The AN4397 seems to say that the pins can be left NC for a Solo processor, do you mean that this apply for dual lite also ?

DRAM INTERFACE REQUIREMENTS FOR MIGRATION.png

Thank you,

Vivek

0 Kudos

559 Views
Yuri
NXP Employee
NXP Employee

Yes.

0 Kudos