AnsweredAssumed Answered

iMX6Q LPDDR2 MT42L128M64D2LL-25 IT_1 configuration problem

Question asked by Selvakumar Velandi on Oct 30, 2015



In our custom  iMX6q board we are using LPDDR2 MT42L128M64D2LL-25 RAM. The MMDC channels are configured by using the Mx6DQSDL LPDDR2 Script Aid V0.04-new.xlsx script. Please refer the attached script.

The DDR configuration is done thru DCD settings in our custom boot loader.


Now i load the DDR calibration tool (i.MX6/7 DDR Stress Test Tool V2.20) from my boot loader. The DDR calibartion binary image is started.

But while starting DDR calibaration it stops at Test Channel 0.

Also i attached the DDR stree test binary image log.


Let me know if i miss anything.


Thanks in advance.



Selvakumar V

Original Attachment has been moved to: