32bit access ordering on eLBC 16bit bus

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

32bit access ordering on eLBC 16bit bus

Jump to solution
790 Views
wonderwizard
Contributor III

If the 8313 performs a 32bit access via a 16bit eLBC two 16bit cycles are performed with incremented addreses.

My question:

write(address, value)

write(0x01000,0xFFAAFF55) #write a 32bit value to address 0x01000

which part of 0xFFAAFF55 is written in the first beat to address 0x01000?

0xFFAA or 0xFF55?

Thanks

Chris


0 Kudos
1 Solution
598 Views
alexander_yakov
NXP Employee
NXP Employee

For 0xFFAAFF55 written to address 0x1000, there will be:

0x1000 - 0xFFAA

0x1002 - 0xFF55

View solution in original post

0 Kudos
3 Replies
599 Views
alexander_yakov
NXP Employee
NXP Employee

For 0xFFAAFF55 written to address 0x1000, there will be:

0x1000 - 0xFFAA

0x1002 - 0xFF55

0 Kudos
598 Views
wonderwizard
Contributor III

0x1002 - 0xFF55

Not 0x1001 - 0xFF55?

Thanks

Chris

0 Kudos
598 Views
alexander_yakov
NXP Employee
NXP Employee

No.

Please look my reply in another topic:

https://community.freescale.com/thread/309457

0 Kudos