AnsweredAssumed Answered

DDR ECC checking at u-boot for LS1046ardb

Question asked by Sreerag A G on Aug 29, 2017
Latest reply on Sep 12, 2018 by Yiping Wang

I have been trying for ECC checking in DDR for LS1046ardb from u-boot to access DDR registers. When I tried for writing to DDR_MTCR, memory write did not change the register values in the DDR_MTCR.

How can we configure the DDR testing registers from u-boot?

Also I tried with DDRv tool in the CodeWarrior. But that didn't work. The connection with CWTAP is not able to establish. How to get CWTAP connection proper? I changed the frequency of JTAG to 16000. Tried for both hard coded and QSPI boot options with JTAG.