- NXP Forums
- Product Forums
- General Purpose MicrocontrollersGeneral Purpose Microcontrollers
- i.MX Forumsi.MX Forums
- QorIQ Processing PlatformsQorIQ Processing Platforms
- Identification and SecurityIdentification and Security
- Power ManagementPower Management
- MCX Microcontrollers
- S32G
- S32K
- S32V
- MPC5xxx
- Other NXP Products
- Wireless Connectivity
- S12 / MagniV Microcontrollers
- Powertrain and Electrification Analog Drivers
- Sensors
- Vybrid Processors
- Digital Signal Controllers
- 8-bit Microcontrollers
- ColdFire/68K Microcontrollers and Processors
- PowerQUICC Processors
- OSBDM and TBDML
-
- Solution Forums
- Software Forums
- MCUXpresso Software and ToolsMCUXpresso Software and Tools
- CodeWarriorCodeWarrior
- MQX Software SolutionsMQX Software Solutions
- Model-Based Design Toolbox (MBDT)Model-Based Design Toolbox (MBDT)
- FreeMASTER
- eIQ Machine Learning Software
- Embedded Software and Tools Clinic
- S32 SDK
- S32 Design Studio
- Vigiles
- GUI Guider
- Zephyr Project
- Voice Technology
- Application Software Packs
- Secure Provisioning SDK (SPSDK)
- Processor Expert Software
-
- Topics
- Mobile Robotics - Drones and RoversMobile Robotics - Drones and Rovers
- NXP Training ContentNXP Training Content
- University ProgramsUniversity Programs
- Rapid IoT
- NXP Designs
- SafeAssure-Community
- OSS Security & Maintenance
- Using Our Community
-
-
- Home
- :
- i.MX Forums
- :
- i.MX Processors Knowledge Base
- :
- Q&A: What is the Min LPDDR2 clock frequency allowed by the i.MX6?
Q&A: What is the Min LPDDR2 clock frequency allowed by the i.MX6?
- Subscribe to RSS Feed
- Mark as New
- Mark as Read
- Bookmark
- Subscribe
- Printer Friendly Page
- Report Inappropriate Content
Q&A: What is the Min LPDDR2 clock frequency allowed by the i.MX6?
Q&A: What is the Min LPDDR2 clock frequency allowed by the i.MX6?
Q:
What is the Min LPDDR2 clock frequency allowed by the i.MX6?
The Jedec Spec for LPDDR2 allows for a min tck period of 100ns. Are there any required relashionship between the DDR clock frequency and other clocks in the i.MX6?
A:
The JEDEC maximum period for the MX6 is 100nS as per the LPDDR2 specification. There is a minimum period during boot, before everything is configured and fully up to speed of 18nS.
Are you saying the imx6 memory controller can operatate down to the min frequecies specified in the LPDDR2 JEDEC spec?
Given that there is no limit specified in the data sheet, it should operate that slowly, provided the clocking can be set for it to operate so slowly.
I would imagine that the core will need to be running slowly as well, since it does not make sense to slow the memory bus without slowing the core down as well.