PLL for KV58

Document created by xiangjun.rong Employee on Sep 25, 2017
Version 1Show Document
  • View in full screen mode

The documentation points out that the Figure 32-1. Multipurpose Clock Generator (MCG) block diagram in KV5xP144M240RM.pdf is incorrect, the  /2 divider is NOT included in the feedback loop. It gives the formula to compute the VCO and MCGPLLCLK clock frequency and corresponding code.

Outcomes