NXP’s new 65 V LDMOS technology: designed for ease of use

Document created by edk Employee on May 30, 2017Last modified by edk Employee on Sep 14, 2017
Version 7Show Document
  • View in full screen mode

Demo

Benefits

1. More power – Higher voltage enables higher power density, which helps reduce the number of transistors to combine.
2. Faster development time – With higher voltage, the output power can be increased while retaining a reasonable output impedance.
3. Design Reuse – This impedance benefit also ensures pin-compatibility with current 50 V LDMOS transistors for better scalability.
4. Manageable current level – Higher voltage reduces the current losses in the system.
5. Wide safety margin – The higher breakdown voltage of 182 V improves ruggedness and allows for higher efficiency classes of operation

 

 

Products

 

Training

65 V LDMOS Introduction

 

Related

IMS MicroApps: The Latest High Voltage LDMOS Technology Delivers Industry’s Highest Output Power in a Single Package 

 

Other Links

Attachments

    Outcomes