File uploaded by freescaletraining on Sep 23, 2015
Version 1Show Document
  • View in full screen mode

High-level training session designed to enlighten first-time users of i.MX applications processors with three critical hardware design areas: DRAM Interface Register settings, Major Processor Power Rail Treatment, and high-speed signal layout. Available Freescale resources designed to help customers in these areas will be highlighted.